

## Anomalous positive charge trapping in thin nitrided oxides under high-field impulse stressing

P. S. Lim and W. K. Chim

Citation: Applied Physics Letters 77, 2719 (2000); doi: 10.1063/1.1320041

View online: http://dx.doi.org/10.1063/1.1320041

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/77/17?ver=pdfcov

Published by the AIP Publishing

## Articles you may be interested in

Physical understanding of different drain-induced-barrier-lowering variations in high-k/metal gate n-channel metal-oxide-semiconductor-field-effect-transistors induced by charge trapping under normal and reverse channel hot carrier stresses

Appl. Phys. Lett. 103, 183502 (2013); 10.1063/1.4826918

Interface trap and oxide charge generation under negative bias temperature instability of p -channel metal-oxide-semiconductor field-effect transistors with ultrathin plasma-nitrided SiON gate dielectrics

J. Appl. Phys. 98, 114504 (2005); 10.1063/1.2138372

Electron trap distribution in thin oxide after high-field stress

Appl. Phys. Lett. 86, 102905 (2005); 10.1063/1.1879088

Modeling the trap generation and relaxation effects in thin oxides under unipolar and bipolar high-field impulse stressing using stress-induced leakage current

J. Appl. Phys. **92**, 6636 (2002); 10.1063/1.1516266

Hole injection with limited charge relaxation, lateral nonuniform hole trapping, and transient stress-induced leakage current in impulse-stressed thin ( nm ) nitrided oxides

J. Appl. Phys. **91**, 1304 (2002); 10.1063/1.1425438



APPLIED PHYSICS LETTERS VOLUME 77, NUMBER 17 23 OCTOBER 2000

## Anomalous positive charge trapping in thin nitrided oxides under high-field impulse stressing

P. S. Lim and W. K. Chima)

Centre for Integrated Circuit Failure Analysis and Reliability, Faculty of Engineering, National University of Singapore, 10 Kent Ridge Crescent, Singapore 119260

(Received 14 April 2000; accepted for publication 30 August 2000)

An anomalously high density of positive trapped charges was observed in thin (43 Å) nitrided gate oxides subjected to high-field impulse stressing. The hot-hole generation occurs via a regenerative feedback mechanism, with minimal charge relaxation due to the short duration of the impulse stress. This gives rise to an extremely high density of trapped holes that were not observed under direct current stressing conditions. The trapped holes can be easily annealed electrically at room temperature and the annihilation of positive trapped charges is accompanied by a higher number of interface states being created. A better understanding on thin oxide degradation under impulse stressing can help in the choice of a suitable programing/erasing pulse width/amplitude for use in endurance testing of nonvolatile memories. © 2000 American Institute of Physics.

[S0003-6951(00)03943-7]

The write/erase cycling endurance testing of nonvolatile semiconductor memory (NVSM) devices, such as floatinggate tunnel-oxide electrically erasable and programable readonly memories, employs short duration pulses to inject/ remove electrons into/out from the floating gate under highfield injection conditions. The use of a shorter pulse duration is feasible if this is properly compensated with a higher programing/erasing voltage<sup>1</sup> to ensure that approximately the same amount of charges are being stored/removed from the floating gate. Ricco and Pieracci have shown the feasibility of using high-voltage tunneling pulses with very short duration to achieve fast programing of NVSMs with acceptable oxide degradation.2 This implies that the use of shorter duration but higher field impulses could be the future trend in programing NVSMs. We have observed an anomalously high density of trapped holes in thin (43 Å) nitrided gate oxides subjected to impulse stressing, irrespective of the injection polarity. Such high density of trapped holes was not observed under direct current (dc) constant current stressing. Since the generation of trapped charges within the thin tunnel oxide will adversely affect the outcome of the endurance testing, the finding has important implications to the accuracy of the endurance test if a proper pulse width/duration is not chosen.

Devices used in our study are commercial grade  $p^+$ -polysilicon gate p-channel metal—oxide—semiconductor transistors ( $p^+/p$ MOSTs) fabricated using a 0.25  $\mu$ m technology, dual-gate twin-well complementary MOS process. The transistors have a gate area of  $50\times1~\mu\text{m}^2$  and an electrical oxide thickness of 43 Å as extracted from high-frequency capacitance—voltage measurements. The impulse stressing [i.e., alternating current (ac) stressing in Fig. 1] was generated from a transmission line pulsing circuit that produces short-duration, high-field constant-current impulses that are usually used to simulate the human-body model electrostatic discharge stressing. The impulse applied has a rise

time and duration of 4–7 ns and 200 ns, respectively. Voltage and current wave forms were monitored with a calibrated voltage and current probe, respectively. Substrate (gate) injection was carried out by subjecting the gate (n well) to the short duration, high-field positive-voltage impulses, with the n well (gate) being grounded and source/drain terminals floated. In the case of dc constant current stressing (CCS), a constant current density ranging from  $\pm 4$  to  $\pm 100$  mA/cm<sup>2</sup> was supplied to the gate, with the n well connected to ground potential and the source/drain terminals floated. Oxide deg-




FIG. 1. The change in oxide trapped charge density  $(\delta N_{\rm ot})$ , with respect to the prestress value, following different amount of fluence  $(Q_{\rm inj})$  injection under both ac  $(38-75~{\rm kA/cm^2};~V_{\rm impulse}=14-23~{\rm V};~{\rm duration}=200~{\rm ns})$  and dc  $(\pm4,10,20,40,$  and  $100~{\rm mA/cm^2};~|V_{\rm g}|=6.1-7.5~{\rm V})$  stressing. The solid and open symbols represent substrate (i.e., n well) and gate electron injection, respectively. The different symbols represent different devices tested under different stressing field. Positive or negative  $\delta N_{\rm ot}$  indicates net change in trapped hole or electron density, respectively. Significantly higher density of positive trapped charges were observed under ac stressing as compared to cs stressing. A higher impulse amplitude results in more trapped charges as indicated by the direction of the dashed arrow. For ac impulse stressing under substrate injection condition, the samples broke down above  $0.1~{\rm C/cm^2}$  (no data above this injected fluence value) because of the much higher oxide electric field.

a)Electronic mail: elecwk@nus.edu.sg

radation following different extent of impulse stress was characterized using current-voltage dc (DCIV) measurement.3 The DCIV technique, configured in the topemitter configuration, was used to estimate the number of oxide trapped charges  $(N_{ot})$  and interface states  $(N_{it})$  generated from the peak base (n well) recombination current  $(I_{\mathrm{base,peak}})$  versus gate voltage plot. The shift of  $I_{\mathrm{base,peak}}$  in the positive (negative) gate-voltage direction (i.e.,  $\delta V_{\rm peak}$ ) and the change in the  $I_{\text{base,peak}}$  amplitude (i.e.,  $\delta I_{\text{base,peak}}$ ) are proportional to the number of negative (positive) oxide trapped charges and interface states generated, respectively. The change in oxide trapped charge density (i.e.,  $\delta N_{\rm ot}$ ) following electrical stress can be calculated using  $(C_{\rm ox}\delta V_{\rm peak}/q)$ .

Figure 1 shows the change in oxide trapped charge density after different amount of fluence injection.  $p^+/pMOSTs$ were subjected to either a dc (CCS of  $\pm 4$  to  $100 \,\mathrm{mA/cm^2}$ and corresponding  $|V_g|$  of 6.1 to 7.5 V) or an ac [impulse current density of 38–75 kA/cm<sup>2</sup> or impulse amplitude (V<sub>impulse</sub>) of 14-23 V] type of stressing and DCIV measurements were carried out to assess the change in oxide trapped charge density and interface states generated. Stressing via substrate (i.e., n well) and gate electron injection are represented by the solid and open symbols, respectively. Results from Fig. 1 show that thin oxides subjected to ac (impulse) stressing have a much larger density of oxide trapped charge  $(\delta N_{\rm ot})$  being generated as compared to dc stressing, irrespective of the stressing polarity. A higher stressing field, as shown by the direction of the dashed arrow in Fig. 1, will result in larger  $\delta N_{\rm ot}$  for the same amount of fluence injected.

To examine the charge relaxation process under different pulse duration, a pulse generator (HP8114A) was used to supply constant voltage impulses (16 V) with different duration. Several  $p^+/p$ MOSTs were subjected to gate injection impulse stressing and DCIV measurements were carried out at specific intervals. The constant amplitude/field impulse was applied at 2 s intervals, that is much longer than the defect relaxation time constant ( $\sim 500 \, \text{ns}$ ).<sup>2</sup> Therefore, any difference in oxide degradation arising from these constant voltage impulses should be attributed to the difference in pulse duration. Figure 2 shows  $\delta N_{\rm ot}$  versus the cumulative impulse duration (i.e., pulse width×number of impulses) applied. It is seen that the density of oxide trapped charges generated (indicated by  $\delta N_{\rm ot}$ ) is strongly dependent on the impulse duration, and increases when the pulse duration decreases.

The high density of positive trapped charges generated following impulse stressing is electrically unstable. Relaxation or annealing of the trapped charges was observed after carrier-separation measurements<sup>4</sup> for the impulse stressed devices. Relaxation of a higher density of positive trapped charges (as indicated by a higher  $\delta V_{\rm peak}$  shift), is accompanied by a higher number of interface states generated (as indicated by a higher  $\delta I_{\rm base,peak}$ ) as shown in Fig. 3. This transformation of positive trapped charges to interface states is consistent with results published in the literature.<sup>5</sup>

The gate oxide was able to withstand a much higher stressing voltage under impulse stressing because of the relatively short pulse duration. This explains why devices could withstand impulses (duration of 200 ns) up to 1000 pulses at




FIG. 2. The change in oxide trapped charge density ( $\delta N_{\rm ot}$ ) vs cumulative impulse duration after gate injection impulse stressing. The oxide trapped charges density generated in the thin oxide is strongly dependent on the impulse duration.

23 V without breakdown. Figures 4(a) and 4(b) show the band diagram for the  $p^+/p$ MOSTs under gate and substrate injection impulse stressing, respectively. Various possible carrier generation and trapping pathways are shown in the figure. During gate injection impulse stressing as shown in Fig. 4(a), the high-field impulses are likely to drive the nwell into deep depletion with substantial voltage drop within the n well. Hot holes could be generated from two main sources: (1) avalanche plasma or interband tunneling within the deep-depletion regions and (2) different hot-hole generation kinetics such as Auger generation, impact generations and impact energy exchange,  $^6$  initiated by  $p^+$ -gate valence band electron injection. However, calculations of the oxide field show that valence band electron injection from the gate [not shown in Fig. 4(a)] is less likely to take place for the range of impulse amplitudes applied. Energetic holes, either with sufficient energy to surmount the silicon dioxide (SiO<sub>2</sub>) energy barrier or tunneling into the oxide valence band, will drift under the oxide electric field towards the gate, where




FIG. 3. Scatter diagram showing the shift in  $V_{\rm peak}$  (i.e.,  $\delta V_{\rm peak}$ ) and the corresponding change in  $I_{\rm base,peak}$  (i.e.,  $\delta I_{\rm base,peak}$ ) after carrier-separation measurement for the ac (impulse) and dc stressed devices. The data points surrounded by the circle are mainly contributed by the dc-stressed devices, which do not produce observable shifts in  $V_{\rm peak}$ .




FIG. 4. Energy band diagram showing carrier injection and hole generation pathways during high-field impulse stressing: (a) deep depletion (gate injection impulse stress) and (b) accumulation (substrate injection impulse stress). Electrons and holes are indicated by solid and open circles, respectively.

they will undergo thermalization. A fraction of these holes may be captured from the oxide valence band by the oxide traps. In view of the electron mean-free-path of 10–32 Å<sup>7,8</sup> as compared to the oxide thickness of 43 Å in this case, no significant hole generation is expected from impact ionization within the oxide. Hole trapping could also arise from direct tunneling of hot holes into the oxide traps located at the proximity of the silicon/oxide (Si/SiO<sub>2</sub>) interface. Hot holes that have escaped capture could transfer their energy to a valence band electron and excite it into the conduction band. The excited valence electron could generate electron traps in a similar way as the hot holes. If the ejected valence band electrons possess sufficient energy, they may surmount or tunnel through the SiO2 barrier, giving rise to the back injection. Upon reaching the n well, more holes may be generated as a regenerative feedback loop is formed together with the initial hole generation via interband tunneling or avalanche plasma.

Figure 4(b) shows the energy band diagram and the various carrier generation and trapping pathways under substrate injection impulse stressing. Since both the  $p^+$  gate and n well are biased into accumulation, most of the impulse voltage is expected to drop across the oxide layer. A similar regenerative feedback loop, generating hot electrons/holes in the same manner as the case of gate injection impulse stressing, is expected, except that the initial injection is triggered by n-well conduction band electrons instead and the deep depletion layer is not present to generate hot holes via avalanche or interband tunneling. The absence of a deep-depletion layer under substrate injection impulse stressing is compensated by a much higher oxide electric field. Hole injection from the  $p^+$  gate (or anode) without feedback is also possible.

The high density of positive trapped charges following high-field impulse stressing of either polarity could be attributed to the formation of a regenerative feedback loop, generating substantial hot holes for trapping. The relatively low stressing voltage under dc stressing condition may not initiate the formation of this regenerative feedback loop. Devices subjected to a high number of impulses were observed to fail as a result of oxide breakdown, which could be due to the excessive number of holes being generated.

Besides the high stressing voltage that results in excessive positive charge trapping, a charge relaxation process is also taking place concurrently. The presence of a sustained oxide electric field in the case of dc stressing could detrap charges effectively from the thin oxide, resulting in a small charge trapping observed. On the other hand, in the case of impulse stressing, the oxide field vanishes after the short impulse duration, making the charge relaxation process very inefficient. This argument could account for the results shown in Fig. 2. It is the higher stressing voltage and short impulse duration that cause an excessive number of hot holes being generated in a regenerative feedback manner. This, together with the limited charge relaxation, could explain why a high density of oxide trapped holes was observed under impulse stressing but not under dc stressing.

Most of the trapped charges are formed at the proximity of the  $\mathrm{Si/SiO}_2$  interface, making it easier for charge relaxation to take place even under a small oxide field. Annealing of the positive trapped charge was found to be correlated with an increase in the  $N_{\mathrm{it}}$  as illustrated in Fig. 3, suggesting that these defects are possibly located close to the  $\mathrm{Si/SiO}_2$  interface.

In summary, this study has shown that high-field impulse stressing of either polarity could generate a high density of positive trapped charges in the thin nitrided oxide, as opposed to the general observation that there is negligible charge trapping in the thin oxide under dc stressing. These positive trapped charges can be easily annealed electrically at room temperature and the annihilation of the trapped holes is accompanied by a higher number of interface states being created. The high impulse amplitude and short impulse duration were found to be responsible for the excessive oxide trapped charges. This finding should be taken into consideration when deciding on a proper programing/erasing pulse to use during endurance testing of NVSM.

<sup>&</sup>lt;sup>1</sup>S. Meguruo, S. Ikeda, K. Nagasawa, A. Koike, and T. Yasui, Tech. Dig. Int. Electron Devices Meet. (1984), p. 59.

Ricco and A. Pieracci, IEEE Trans. Electron Devices 46, 1497 (1999).
 A. Neugroschel, C. T. Sah, K. M. Han, M. S. Carroll, T. Nishida, J. T. Kavalieros, and Y. Lu, IEEE Trans. Electron Devices 42, 1657 (1995).

<sup>&</sup>lt;sup>4</sup>B. Eitan and K. Kolodny, Appl. Phys. Lett. **43**, 106 (1983).

<sup>&</sup>lt;sup>5</sup>D. A. Buchanan, Appl. Phys. Lett. **65**, 1257 (1994).

<sup>&</sup>lt;sup>6</sup>C. T. Sah, Fundamentals of Solid-State Electronics—Study Guide (World Scientific, Singapore, 1993), p. 394.

<sup>&</sup>lt;sup>7</sup> M. V. Fischetti, D. J. DiMaria, L. Dori, J. Batey, E. Tierney, and J. Stasiak, Phys. Rev. B 35, 4404 (1987).

<sup>&</sup>lt;sup>8</sup>C. N. Berglund and R. J. Powell, J. Appl. Phys. 42, 573 (1971).