ELSEVIER

Contents lists available at ScienceDirect

Applied Surface Science

journal homepage: www.elsevier.com/locate/apsusc



Performance improvement of GaN-based HEMT grown on silicon (111) substrate by inserting low temperature AlN layer



Jyun-Hao Lin^a, Shyh-Jer Huang^a, Yan-Kuin Su^{a,b,*}, Chao-Hsing Lai^a

- ^a Institute of Microelectronics, Department of Electrical Engineering, and Advanced Optoelectronic Technology Center, National Cheng Kung University, Tainan 701, Taiwan
- ^b Department of Electrical Engineering, Kun Shan University of Technology, Yung-Kang, Tainan 710, Taiwan

ARTICLE INFO

Article history: Received 10 October 2014 Received in revised form 4 March 2015 Accepted 8 March 2015 Available online 16 March 2015

Keywords: GaN HEMT Leakage current

ABSTRACT

By inserting low temperature AlN, a thicker GaN layer on Si substrate without crack was obtained. After comparing the pit densities, etching pit densities, and calculating the dislocations from XRD measurements, results indicated that adding more insertion layers further improved the crystalline quality. The electrical properties were studied by the fabrication of HEMT. The results showed that the offstate drain leakage current was reduced by about two orders magnitude from 1.6×10^{-1} mA/mm to 3.2×10^{-3} mA/mm. Moreover, $I_{DS,max}$ and $g_{m,max}$ could be optimally increased.

© 2015 Elsevier B.V. All rights reserved.

1. Introduction

In recent years, the III-nitride device market has focused on growing GaN on Si substrate based on commercial considerations. Compared with mature substrates (sapphire or silicon carbide) for nitride-based devices grown by metalorganic chemical vapor deposition (MOCVD), the Si substrate is not only conductive but also mature for large size mass production. However, the thermal and lattice mismatch between Si and GaN limit its applications. Films with high defect densities and crack patterns deteriorate the device's properties.

Many methods are used to solve problems [1–13], such as optimization of buffer layer, superlattice structure, insertion of compensation layer, and patterned substrates. Inserting low-temperature AlN (LT-AlN) is a simple method that not only reduces the dislocation density but also compensates for the strain. A crackfree surface is necessary and can be achieved by this method. However, the relationship between defect reduction and device performance remains unclear.

In this paper, we used LT-AlN insertion layers to grow GaN without crack. Samples of four different thicknesses with one to three insertion layers were used to fabricate the high electron mobility

transistor (HEMT) device. The crystalline qualities of these samples were studied. The measured results demonstrated a significant reduction in defect densities, which were related to the drain leakage current. The reduction in defects was also related to the drain current density.

2. Experimental procedure

The GaN epitaxial layers were grown by a low-pressure MOCVD system on a two-inch n-type silicon (111) substrate. Trimethylgallium, trimethylaluminum, and ammonia were used as precursors of Ga, Al, and N, respectively. N_2 and H_2 were used as carrier gases. To obtain a clean surface, the Si (111) substrates were chemically cleaned by typical RCA process and dual HF solution before being loaded into the reactor.

The sample structures in this work are shown in Fig. 1. The conventional structure used as a reference is shown in Fig. 1(a). The buffer layer of this structure consisted of high-temperature AlN and linear-grade AlGaN interlayer, as reported in our previous work [14]. A 0.5 μm undoped GaN film and HEMT structure (20 nm Al_{0.25}Ga_{0.75}N layer) were grown. To obtain a high-quality GaN film without cracks, as shown in Fig. 1(b)–(d), we inserted 720 °C AlN 30 nm to achieve a total GaN film thickness of 1 (sample B with one interlayer), 1.5 (sample C with two interlayers), and 2 μm (sample D with three interlayers), respectively. Scanning electron microscopy (SEM) measurements were used to determine all films without crack.

^{*} Corresponding author at: Institute of Microelectronics, Department of Electrical Engineering, and Advanced Optoelectronic Technology Center, National Cheng Kung University, Tainan 701, Taiwan. Tel.: +886 6 2757575 62382; fax: +886 6 2356226. E-mail address: yksu@mail.ncku.edu.tw (Y.-K. Su).




Fig. 1. The structures of (a) conventional structure and (b), (c), and (d) were the structures with LT-AIN insertion layer one to three layers, respectively.

HEMT was fabricated using Cl₂-based inductively coupled plasma to etch mesa with a depth of 300 nm. The Ti/Al/Ni/Au (25/125/45/55 nm) source/drain ohmic contacts were deposited by e-gun evaporator and then annealed using rapid thermal annealing at 850 °C for 30 s in an N₂ ambient. After the gate electrode was defined, Ni/Au (30/170 nm) was deposited as the Schottky contacts. The gate length (L_G) , gate-drain distance (L_{GD}) , gate-source distance (L_{GS}) , and gate width were 2, 2, 2, and 200 μ m, respectively.

Several phenomena brought by inserting LT-AlN layers were studied in this paper. The crystalline quality was analyzed by measuring the X-ray diffraction (XRD) rocking curves of the symmetrical (002) and asymmetrical (102) reflections. The defect density was analyzed by evaluating the pits from atomic force microscopy (AFM) images. In addition, the etch pit density (EPD) from the SEM images were calculated. Finally, a B1500 semiconductor parameter analyzer was used to measure the current–voltage (*I–V*) characteristic of the fabricated HEMTs.

3. Results and discussions

To enhance the device performance, high-quality GaN films without crack are necessary. With the insertion of a LT-AlN layer, the strain will be compensated, and samples A to D will have crack-free surfaces. The XRD rocking curves of samples A to D are shown

in Fig. 2. The full width at half maximum (FWHM) values at the (002) plane of samples A, B, C, and D were 1137.3, 832.6, 719.7, and 562.8", respectively. The (102) plane FWHM values of samples A, B, C, and D were 2072.5, 1325.4, 985.4, and 794.5", respectively. A better film quality was obtained with the insertion of more LT-AlN layers. To quantify the dislocation density from FWHM values, the following equation should be used [15,16]:

$$D_{\text{screw}} = \frac{\beta_{(002)}^2}{9b_{\text{screw}}^2}, \quad D_{\text{edge}} = \frac{\beta_{(102)}^2}{9b_{\text{edge}}^2}, D_{\text{dis}} = D_{\text{screw}} + D_{\text{edge}}, \tag{1}$$

where $D_{\rm screw}$ is the screw dislocation density; $D_{\rm edge}$ is the edge dislocation density; $\beta_{(102)}$ and $\beta_{(002)}$ are the FWHM values measured by the XRD (102) and (002) plane rocking curves, respectively; and b represents the Burger vector length ($b_{\rm screw}$ = 0.5185 nm, $b_{\rm edge}$ = 0.3189 nm). The estimated dislocation densities for samples A, B, C, and D were about 4.35×10^{10} , 1.71×10^{10} , 8.93×10^{9} , and 5.89×10^{9} cm⁻², respectively. With the insertion of three LT-AlN layers, the dislocations revealed a reduction of about one order magnitude compared with the reference dislocation. Based on these XRD results, the insertion of LT-AlN could diminish the dislocations and improve the film quality.

To assess the film quality among these samples, we also counted the pit densities from the AFM images and EPD from the




Fig. 2. XRD ω scan rocking curves of (002) and (102) reflection plane of GaN layers for Sample A to Sample D and they were labeled as (A) to (D), respectively.

SEM images. As shown in Fig. 3, the surface images from AFM 3 $\mu m \times 3 \, \mu m$ were scanned in tapping mode. After calculation, the pit densities for samples A to D were about $1.08 \times 10^9, 8.56 \times 10^8, 6.89 \times 10^8, and 4.89 \times 10^8 \, cm^{-2}, respectively. These results showed the same trend with the XRD formula. Given that a lower growth temperature could form a polycrystalline AlN insertion layer, the naturally rough surface of LT-AlN was accompanied with some fragmentary lateral growth region via the lateral growth mechanism. This phenomenon explains why the insertion of LT-AlN layers results in lower pit density. In addition, we obtained a film with lower pit densities with the insertion of layers, and the RMS roughness reduced from 2.83 nm (sample A) to 1.27 nm (sample D). Thus, the LT-AlN layer plays a vital role in dislocation formation and surface morphology.$

The EPDs were also used to confirm the results. Studies showed that the etch pits originate from open-core screw dislocations [17]. The quantity of pit densities is proportional to the actual screw dislocation density. The samples were immersed in a mixture of $\rm H_3PO_4$ and $\rm H_2SO_4$ at $160\,^{\circ}\rm C$ for 5 min during the EPD process. The pit density was then counted from the SEM images. Fig. 4 exhibits the results of samples A to D. Although a number of pits could be observed on all surfaces, the one with more insertion layers had a very low amount of pits. Based on these SEM images, the pit density was calculated to be $4.89\times10^8~\rm cm^{-2}$ in the reference case. By contrast, adopting LT-AlN layers reduced the density to around 4.14×10^8 , 2.22×10^8 , and $1.70\times10^8~\rm cm^{-2}$ for samples B, C, and D, respectively. This finding indicated that a GaN film with lower defects could be achieved by inserting a LT-AlN layer. Based on the results of XRD, AFM, and EPD analyses from SEM, we confirmed

that the insertion layer could achieve a high-quality GaN film with low defect densities.

The electrical properties of this thin film are essential information. Thus, this proposed method was conducted on HEMT devices. In order to validate the presence of 2DEG, we took measurements of capacitance-voltage (C-V) using a capacitance meter of 1 MHz frequency (Fig. 5). From the inset in Fig. 5, a strong peak of a carrier density equals to $3.2 \times 10^{20} \, \text{cm}^{-3}$ corresponding to the presence 2DEG at the interface AlGaN/GaN was obtained. The position of this peak proves that AlGaN layer thickness is about 20 nm. The output $I_{DS}-V_{DS}$ characteristics of samples A, B, C, and D with sweeping $V_{\rm GS}$ from $-6\,\rm V$ to 1.5 V at 1.5 V increments are shown in Fig. 6. All the samples showed good pinch-off characteristic at $V_{GS} < -4.5 \,\text{V}$, and the drain currents for samples A, B, C, and D at $V_{GS} = 1.5 \text{ V}$ and V_{DS} = 20 V were 93, 153, 243, and 328 mA/mm, respectively. The output characteristics were increased dramatically by the insertion layers. This improvement could be attributed to the increase in mobility. Although the growth trends of HEMT structure were similar, the surface morphology influenced mobility. Uneven surfaces limited carrier transit, thereby reducing carrier transit in the 2DEG channel. Moreover, the defects could be regarded as carrier dopant. For a given temperature, the mobility decreased with the increase in impurities, which can enlarge the possibility of impurity scattering [18]. On-resistance (R_{on}) could also be calculated from this figure. The calculated $R_{\rm on}$ for samples A, B, C, and D were 52.6, 35.8, 22.5, and 11.9 Ω -mm, respectively. The reduction in $R_{\rm on}$ was caused by the improvement in film quality. The results indicated that the film quality could be improved with the proposed method, and a high drain current density could be achieved.




Fig. 3. Surface images from AFM 3 $\mu m \times$ 3 μm scan of Samples A to D.




Fig. 4. Etching pits densities of the GaN epilayers from SEM for Samples A to D.




Fig. 5. Measured C–V characteristic of the HEMT structure, and the inset shows the concentration (N_d) versus the space charge width (W) profile.

Fig. 7 shows the transfer characteristics of samples A, B, C, and D with $V_{\rm DS}$ = 10 V. The maximum transconductance $(g_{\rm m,max})$ for samples A, B, C, and D were 23, 41, 60, and 77 mS/mm, respectively. Measured transfer characteristics showed a significant

improvement in $g_{m,max}$. Considering the large drain current density, the gate control ability also improved.

Fig. 7(a) shows the I_{DS} – V_{GS} characteristics. The leakage currents for samples A, B, C, and D at $V_{GS} = -10 \text{ V}$ were 1.6×10^{-1} , 8.3×10^{-2} , 1.3×10^{-2} , and 3.2×10^{-3} mA/mm, respectively. The inset in Fig. 8(a) shows subthreshold swing (S.S) for samples A to D, which was reduced from 1255 to 322 mv/dec. The leakage current and S.S for sample D significantly improved compared with that for sample A. The reduction in leakage was because the reduction in vertical leakage, which can be explained with a space-chargelimited current (SCLC) conduction model [19]. At reverse voltage, the drain ohmic contact provides free electrons and injects into the buffer layer. As the reverse bias increases, more acceptor traps get ionized and Fermi level can move up, thus more free electrons are generated and the leakage current increased. Besides, the breakdown mechanism also depends on the buffer thickness and traps concentration. Therefore, with more insertion layers and reduction in defects, the leakage current could be further sup-

The gate leakage current as a function of gate bias was measured, and the results are shown in Fig. 8(b). The gate leakage current for samples A, B, C, and D at $V_{\rm GS}$ = -10 V and $V_{\rm DS}$ = 0.1 V were 4.1×10^{-3} , 1.8×10^{-3} , 5.6×10^{-4} , and 3.8×10^{-4} mA/mm, respectively. Given that the insertion layer mainly enhanced the film quality, a slight improvement in the gate leakage current was observed. This improvement was attributed to the flatter surface.





Fig. 6. Output I_{DS} - V_{DS} characteristics of AlGaN/GaN HEMT with sweeping V_{GS} from -6. V to 1.5 V at 1.5 V increment.






Fig. 8. (a) Measured I_{DS} – V_{GS} characteristics. (b) Measured gate leakage current as a function of gate bias.

4. Conclusion

We studied the influence of inserting LT-AlN on the upper or subsequent GaN. By inserting LT-AlN, a thicker GaN layer on the Si substrate without crack could be obtained. After comparing the pit densities from AFM images, analyzing the EPDs from SEM images, and calculating the dislocations from XRD for all samples, the results indicated that more insertion layers could further improve the crystalline quality. The electrical properties were studied by the fabrication of HEMT. Off-state drain leakage current was reduced from 1.6×10^{-1} mA/mm to 3.2×10^{-3} mA/mm, and the gate leakage current decreased from 4.1×10^{-3} mA/mm to

 3.8×10^{-4} mA/mm at $V_{\rm GS}$ = -10 V and $V_{\rm DS}$ = 0.1 V. Thus, the insertion layers could reduce the leakage current by about two orders of magnitude. Moreover, $I_{\rm DS,max}$ and $g_{\rm m,max}$ could be optimally increased because of the increase in mobility.

Acknowledgments

The authors would like to thank the National Science Council and Bureau of Energy, Ministry of Economic Affairs of Taiwan, R.O.C. for the financial support under Contract No. 99-2221-E-006-084-MY3, 100-2221-E-006-040-MY2 and 100-D0204-6 and the LED Lighting Research Center of NCKU for the assistance of device characterization

References

- [1] J.H. Yang, S.M. Kang, D.V. Dinh, D.H. Yoon, Thin Solid Films 517 (2009) 5057.
- [2] Y. Lu, X. Liu, D.-C. Lu, H. Yuan, Z. Chen, T. Fan, Y. Li, P. Han, X. Wang, D. Wang, Z. Wang, J. Cryst. Growth 236 (2002) 77.

- [3] W. Luo, X. Wang, L. Guo, H. Xiao, C. Wang, J. Ran, J. Li, J. Li, Microelectron. J. 39 (2008) 1710.
- [4] J. Wu, X. Han, J. Li, H. Wei, G. Cong, X. Liu, Q. Zhu, Z. Wang, Q. Jia, L. Guo, T. Hu, H. Wang, Opt. Mater. 28 (2006) 1227.
- [5] C.C. Huang, S.J. Chang, R.W. Chuang, J.C. Lin, Y.C. Cheng, W.J. Lin, Appl. Surf. Sci. 256 (2010) 6367.
- [6] S. Raghavan, J. Redwing, J. Appl. Phys. 98 (2005) 023515.
- [7] D.-W. Kim, C.-R. Lee, J. Cryst. Growth 286 (2006) 235.
- [8] T. Kato, Y. Honda, M. Yamaguchi, N. Sawaki, J. Cryst. Growth 237–239 (2002)
- [9] R.F. Xiang, J.N. Dai, L. Zhang, Y. Gao, Z.H. Wu, C.Q. Chen, Q. Feng, Y. Hao, Proc. SPIE 7518 (2009) 751809.
- [10] A. Lakdja, B. Bouhafs, P. Ruterana, Comput. Mater. Sci. 33 (2005) 157.
- [11] X. Chen, T. Uesugi, Appl. Phys. Lett. 88 (2006) 031916.
- [12] G.-M. Wu, C.-W. Tsai, N.-C. Chen, P.-H. Chang, Cryst. Res. Technol. 42 (2007) 1276.
- [13] D. Wang, Y. Dikme, S. Jia, K.J. Chen, K.M. Lau, P. van Gemmern, Y.C. Lin, H. Kalisch, R.H. Jansen, M. Heuken, J. Cryst. Growth 272 (2004) 489.
- [14] J.-H. Lin, S.-J. Huang, Y.-K. Su, C.-W. Hsu, J. Cryst. Growth 370 (2013) 273.
- [15] M.A. Moram, M.E. Vickers, Rep. Prog. Phys. 72 (2009) 036502.
- [16] C.G. Dunn, E.F. Kogh, Acta Metall. 5 (1957) 548.
- [17] S.K. Hong, T. Yao, B.J. Kim, S.Y. Yoon, T.I. Kim, Appl. Phys. Lett. 77 (2000) 82.
- [18] G. Parish, S. Keller, S.P. Denbaars, U.K. Mishra, J. Electron. Mater. 29 (2000) 15.
- [19] C. Zhou, Q. Jiang, S. Huang, K.J. Chen, IEEE Electron Device Lett. 33 (2012) 1132.