See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/269766420

# Field Effect Transistors with Current Saturation and Voltage Gain in Ultrathin ReS 2

ARTICLE in ACS NANO · DECEMBER 2014

Impact Factor: 12.88 · DOI: 10.1021/nn505354a · Source: PubMed

**CITATIONS** 

10

READS

44

### **6 AUTHORS**, INCLUDING:



Connor Mcclellan
Stanford University

3 PUBLICATIONS 15 CITATIONS

SEE PROFILE



Amritesh Rai

University of Texas at Austin

17 PUBLICATIONS 34 CITATIONS

SEE PROFILE



**Emanuel Tutuc** 

University of Texas at Austin

211 PUBLICATIONS 7,518 CITATIONS


SEE PROFILE

# Field Effect Transistors with Current Saturation and Voltage Gain in Ultrathin ReS<sub>2</sub>

Chris M. Corbet, <sup>†</sup> Connor McClellan, <sup>†</sup> Amritesh Rai, Sushant Sudam Sonde, Emanuel Tutuc, and Sanjay K. Banerjee\*

Department of Electrical Engineering, The University of Texas at Austin, Austin, Texas 78712, United States. <sup>†</sup>These authors (C.M.C. and C.M.) contributed equally to this work.

**ABSTRACT** We report the fabrication and device characteristics of exfoliated, few-layer, dual-gated ReS2 field effect transistors (FETs). The ReS2 FETs display n-type behavior with a room temperature  $I_{\rm on}/I_{\rm off}$  of  $10^5$ . Many devices were studied with a maximum intrinsic mobility of 12 cm $^2 \cdot V^{-1} \cdot s^{-1}$  at room temperature and 26 cm $^2 \cdot V^{-1} \cdot s^{-1}$  at 77 K. The Cr/Au-ReS<sub>2</sub> contact resistance determined using the transfer length method is gate-bias dependent and ranges from 175 k $\Omega \cdot \mu$ m to 5 k $\Omega \cdot \mu$ m, and shows an exponential dependence on back-gate voltage indicating



Schottky barriers at the source and drain contacts. Dual-gated ReS2 FETs demonstrate current saturation, voltage gain, and a subthreshold swing of 148 mV/decade.

**KEYWORDS:** rhenium disulfide · transistor · TMD · gain · saturation · mobility

n the past decade, two-dimensional (2D) materials have been intensely researched for their potential use in solidstate device technology beyond silicon. 1-3 Atomically thin, 2D materials are potentially ideal for eliminating short-channel effects, such as drain-induced barrier lowering (DIBL) in today's state-of-the-art metaloxide-semiconductor field-effect transistors (MOSFETs).3 The atomically smooth surfaces have no dangling bonds, which is potentially beneficial for lowering interface state densities and reducing surface roughness scattering.3 In recent years, a class of materials known as transition metal dichalcogenides (TMDs) has been extensively studied because of unique monolayer and few-layer electronic properties.<sup>2</sup>

TMDs are compounds of the form MX<sub>2</sub>, where M is a transition metal and X is a chalcogen. The bulk material is a stack of individual molecular lavers held together by weak van der Waals forces, whereas strong covalent bonding exists between the atoms of each individual layer. These TMDs display semiconducting, metallic, or superconducting behavior depending upon their constituent elements.<sup>2,4</sup> Mechanical exfoliation<sup>5</sup> is used to reduce bulk TMDs and isolate 2D

molecular layers that exhibit large bandgaps. Having a bandgap gives TMDs an advantage over gapless graphene for use in logic transistors, as a sizable bandgap is required to achieve high  $I_{on}/I_{off}$ .

Because a wide range of TMDs exists, many still await a thorough theoretical and experimental exploration by the scientific community. Semiconducting TMDs generally have different electronic properties between their bulk and monolayer forms, <sup>7</sup> the most common manifestation of this effect being the transition from indirect to direct bandgap as the number of layers decreases.8,9 ReS2 has recently gained attention for having a bulk form that behaves optically like its individual monolayers resulting from charge decoupling from an extra valence electron in the Re atoms that causes ReS2 to take a distorted 1T crystal structure. 10 Thus, ReS<sub>2</sub> has a direct bandgap in both its bulk ( $E_g = 1.5$  eV), and monolayer  $(E_q = 1.58 \text{ eV})$  forms. This is different from most TMDs whose bandgap changes from indirect to direct while decreasing in thickness such as MoS<sub>2</sub>,8 MoSe<sub>2</sub>,11 WS<sub>2</sub>,12 and WSe<sub>2</sub>.<sup>12</sup> While a direct bandgap is not necessary for logic transistors, optoelectronics and interband tunnel FETs (TFETs) require

Received for review September 21, 2014 and accepted December 16, 2014.

Published online December 16, 2014 10 1021/nn505354a

© 2014 American Chemical Society

<sup>\*</sup> Address correspondence to banerjee@ece.utexas.edu.

a direct bandgap for efficient photon absorption/ emission and electron transmission, respectively. We also note the anisotropic crystal structure of ReS<sub>2</sub>, allowing for possible novel high efficiency photodetectors as has been implemented with ReSe<sub>2</sub> and GaS.<sup>13,14</sup> Therefore, ReS<sub>2</sub> may provide a seamless platform for combining logic FETs and optoelectronic devices in a monolayer/multilayer platform, using processes such as chemical vapor deposition.<sup>2,15</sup>

Using high-*k* dielectrics and top-gates in TMDs devices has been shown to improve FET mobilities by means of dielectric screening and increase channel control using the top-gate.<sup>16</sup> Here, we report the FET properties of ReS<sub>2</sub> by fabricating and characterizing dual-gated transistors made from two to seven layers of exfoliated ReS<sub>2</sub>, with Al<sub>2</sub>O<sub>3</sub> as the high-*k* top-gate dielectric and thick SiO<sub>2</sub> as the back gate dielectric.

#### **RESULTS AND DISCUSSION**

As ReS<sub>2</sub> is a comparatively less studied TMD material, an effort was made to ensure the composition and quality of the ReS<sub>2</sub> crystals used in this study. X-ray photoelectron spectroscopy (XPS) was employed to confirm the ratios of Re and S in the crystal. Figure 1a shows the number of electrons collected versus the binding energy of the electrons around the Re 4f bond states. There are two distinct peaks at 42.58 and 45.00 eV representing the Re 4f 5/2 and Re 4f 7/2 states. Similarly, Figure 1b shows two peaks at 163.03 and 163.40 eV representing the S 2p 3/2 and S 2p 1/2 states. Compositional analyses of these peaks show the crystal to contain  $\sim$ 34 atom % Re and  $\sim$ 66 atom % S. To confirm these results energy-dispersive X-ray spectroscopy (EDS) was also conducted on the parent ReS<sub>2</sub> crystal. Figure 1c shows the number of X-rays detected versus the energy of the excited X-rays in the crystal. The two major peaks detected at 1.84 and 2.31 keV are associated with Re  $(M_{\alpha})$  and S  $(K_{\alpha})$ . Compositional analysis of the EDS spectrum gives  $\sim$ 34 atom % Re and  $\sim$ 66 atom % S, confirming the XPS data and the high quality of the source ReS2 crystal.

Next, we created a set of dual-gated ReS<sub>2</sub> FETs by isolating few-layer areas via mechanical exfoliation. 5 As with graphene, solely optical confirmation of the number of layers in the isolated films can be quite difficult. A combination of atomic force microscopy (AFM), photoluminescence (PL), and Raman spectroscopy were used to characterize the flakes and determine the number of layers in our devices. Figure 2a shows an AFM image of a ReS<sub>2</sub> FET after Cr/Au deposition, and Figure 2b gives an optical micrograph of the device after completion of the top-gate. Since monolayer ReS<sub>2</sub> is approximately 0.7 nm thick, 10,17 and the sample shown is 1.4 nm thick, we estimate this ReS<sub>2</sub> FET channel to be two layers thick. Unlike many TMDs the bandgap in ReS2 remains constant for samples thicker than a monolayer, and an accurate determination of layer




Figure 1. Elemental composition: (a) XPS spectra of the Re 4f state; (b) XPS spectra of the S 2p state; (c) EDS measurement of the ReS<sub>2</sub> crystal. Both XPS and EDS confirm a composition 34 atom % Re and 66 atom % S.

number is difficult using techniques other than AFM. Figure 2c displays PL measurements on bulk, few-layer, and monolayer unprocessed ReS<sub>2</sub> flakes. The bulk and four-to-five layer data show a PL intensity peak at 1.50 eV, and a monolayer PL intensity peak at 1.58 eV is observed. These intensity peaks are consistent with previous ReS<sub>2</sub> studies<sup>10,17</sup> and are attributed to the layer-number-independent direct bandgap in ReS<sub>2</sub>. Recent studies have shown that the optical bandgap probed *via* PL measurements of few-layer TMDs can be substantially different from their electrical bandgap.<sup>18</sup> This difference occurs because the lowest exciton binding energy is smaller than the electrical bandgap of the material. It is unknown if this holds true with few-layer ReS<sub>2</sub> as the only reported exciton binding




Figure 2. Isolation of few layer ReS<sub>2</sub> flakes. (a) AFM image of a ReS<sub>2</sub> FET after contact deposition but before depositing Al<sub>2</sub>O<sub>3</sub> and Ni top-gate. The figure below gives the height of the ReS<sub>2</sub> flake along the line scan shown above. (b) Optical micrograph of completed ReS<sub>2</sub> FET. (c) PL measurements of unprocessed ReS<sub>2</sub> bulk, few-layer, and monolayer flakes. The direct bandgap shift is observed as flake is scaled from multiple layers to monolayer form. (d) Raman spectroscopy measurements of monolayer, multilayer, and bulk ReS<sub>2</sub> flakes.

energies for this material are 1.55 and 1.58 eV measured in a bulk crystal. <sup>19</sup> Figure 2d displays the Raman spectrum of unprocessed ReS<sub>2</sub> flakes with different thicknesses. The peaks at 211 and 164 cm<sup>-1</sup> can be attributed to the out-of-plane (A<sub>g</sub>), and in-plane (E<sub>2g</sub>) vibrational modes of ReS<sub>2</sub>, and are consistent with previous few-layer ReS<sub>2</sub> measurements. <sup>10</sup> A more thorough study is required to determine if Raman spectroscopy could be used to accurately determine the number of layers in a ReS<sub>2</sub> crystal. All devices in this study were chosen to have a two-to-seven layer thick ReS<sub>2</sub> channel.

We provide an initial assessment of ReS<sub>2</sub> FETs by extracting the device  $I_{\rm on}/I_{\rm off}$ , subthreshold swing, metal/semiconductor contact resistance, and carrier mobility. For measuring the electrical characteristics of our devices, we used a high-vacuum probe station with a base pressure of  $3 \cdot 10^{-5}$  Torr in order to desorb contaminants that might affect the electrical characteristics. All measurements were performed in the dark at either 300 or 77 K. The source contact ( $V_{\rm s}$ ) was grounded and the drain contact ( $V_{\rm d}$ ) was biased while using the Si substrate as the back-gate ( $V_{\rm bg}$ ) electrode. Figure 2 shows the transfer and output characteristics of one device ( $L=7~\mu{\rm m}$ ,  $W=1.4~\mu{\rm m}$ ,  $H=3~{\rm nm}$ ) at room temperature (300 K) and low temperature (77 K) before

the addition of a top-gate. Figure 3a shows drain current (I<sub>d</sub>) normalized by the channel width as a function of  $V_{\rm d}$  for different positive  $V_{\rm bg}$  values at 300 K. Similar  $I_d - V_d$  results were obtained at different  $V_{bq}$ with switched source and drain contacts, indicating symmetric contacts. The  $I_d$ - $V_d$  data in Figure 3 reveal that ReS<sub>2</sub> exhibits n-type behavior with increasing conductance as  $V_{bq}$  increases. At room temperature (Figure 3a), the Cr contacts appear to be forming Ohmic contacts with the ReS<sub>2</sub> flakes given by the linear  $I_{\rm d}$ - $V_{\rm d}$  relationship and symmetric  $I_{\rm d}$  measurements when source and drain contacts are switched. However, once the devices are cooled to 77 K, the  $I_d-V_d$ dependence (Figure 3b), becomes slightly superlinear indicating the Schottky nature of the metal/ReS2 interface as is typical with metal contacts to TMD materials reported in literature.<sup>20</sup> Thermal excitation at room temperature allows the electrons to more readily overcome the Schottky barrier that results in an apparent Ohmic contact.

Figure 3c shows  $I_{\rm d}$  as a function of  $V_{\rm bg}$  with  $V_{\rm d}=1$  V for a device at 300 and 77 K to illuminate the differences in transfer characteristics of the same device at different temperatures. There is a positive shift in the threshold voltage ( $V_{\rm th}$ ) as temperature decreases from 300 K to 77 K. This shift is expected as the channel




Figure 3. Examination of Schottky contacts. (a)  $I_d$  –  $V_d$  output characteristics for different  $V_{\rm bg}$  at room temperature (300 K)). (b)  $I_d - V_d$  characteristics at low temperature (77 K). Similar drain currents with source and drain contacts reversed (solid and open) and linear  $I_d$ - $V_d$  relationship at 300 K suggest symmetric S/D contacts, but the slightly superlinear  $I_d - V_d$ relationship at 77 K may indicate that the S/D contacts actually have a small Schottky barrier. (c)  $I_{\rm d} - V_{\rm bg}$  with  $V_{\rm d}$  at 1 V at 300 and 77 K. Shift in  $V_{\rm th}$  due to reduced carrier concentrations or Schottky barrier widening at low temperature. High  $I_{on}/I_{off}$  is the result of a high bandgap ( $E_{g} = 1.5 \text{ eV}$ ).

carrier concentration decreases with temperature causing the semiconducting channel to become less doped.<sup>21</sup> Also the shift may be due to an increase in the bandgap, and corresponding shifts in the flatband voltage, as in other semiconductors. Moreover, at 77 K, the electrons have less energy to overcome the Schottky barrier at the source contact, which reduces the thermionic component of the current and  $V_{th}$ increases. Additionally we extract the subthreshold swing (S) and  $I_{on}/I_{off}$  ratio from the  $I_{d}-V_{bq}$  data in Figure 3c. By taking the inverse of the slope in the subthreshold region, we calculate S = 1.2 V/decade inour back-gated devices and  $I_{on}/I_{off} = 10^5$ . These values are characteristic of TMD devices, 16,22 and larger than the required  $I_{op}/I_{off} = 10^4$  for CMOS logic devices.<sup>6</sup>

When comparing the  $I_d - V_d$  data of different devices at 77 K, we observed a slight variation in the superlinear behavior of the drain current demonstrating the variability the Schottky barriers formed at the TMD/metal interface. While Fermi level pinning<sup>20</sup> close to the conduction band edge of ReS2 results in n-type behavior, the exact energy at which this pinning occurs varies from device to device, yielding differing degrees of superlinear  $I_d$ - $V_d$  relationships across the devices at 77 K. Additionally, we fabricated devices with Ti/Au contacts and observed Schottky behavior at 300 K despite Ti having a lower work function than Cr, indicating that the Ti may be oxidizing, forming a tunnel barrier,23 and causing poor electrical contact at the interface.

To further explore the contact resistance  $(R_c)$  in our devices, we use the transfer length method (TLM) to quantify the  $R_c$  between the Cr contacts and ReS<sub>2</sub>, and the sheet resistance of the ReS2 channel. Using an exfoliated ReS<sub>2</sub> flake with uniform thickness and width, we created different channel lengths using a set of contacts placed at different spacings along the flake. Measuring the  $I_d$  –  $V_{bg}$  relationship at low  $V_d$  values, the total resistance (R<sub>T</sub>) of different channel lengths at different  $V_{bq}$  values can be calculated using  $V_{d}$ ,  $I_{d}$ , and Ohm's law. The following TLM equation gives a relationship between  $R_T$  and  $R_c$ :

$$R_{\rm T} = \rho_{\rm sh} \cdot \frac{L}{W} + 2R_{\rm C} \tag{1}$$

Here,  $\rho_{\rm sh}$  is the sheet resistance of the channel, L is the channel length, W is the channel width, and  $R_c$  is the contact resistance.  $R_c$  includes the resistance at the source/drain-ReS2 interface, and the resistance of the  $ReS_2$  under the contact. <sup>24,25</sup> Figure 4a shows  $R_T$  versus Lat different  $V_{\rm bg}$  values ranging from -20 to 70 V in 10 V increments and the linear regression line of best fit for each set of  $V_{bq}$ . The slope of the line is  $\rho_{sh}/W$  and the y-axis intercept is  $2R_c$ . The slope decreases with increasing  $V_{
m bg}$  as expected for an n-type FET as the  $ho_{
m sh}$ decreases as the channel has more electrons and becomes more conductive. Figure 4b shows R<sub>c</sub> versus  $V_{\rm bg}$ . The  $R_{\rm c}$  value is approximately 175 k $\Omega \cdot \mu$ m at  $V_{\rm bg}$  of -20 V and decreases to 5 k $\Omega \cdot \mu$ m at  $V_{
m bg}$  of 70 V, and shows a strong dependence on  $V_{bq}$ , consistent with the presence of a Schottky barrier at the Cr-ReS<sub>2</sub> interface.




Figure 4. Transfer length method data analysis. (a) Channel length (L) vs total resistance ( $R_{\rm T}$ ) data at different back gate voltages with trend lines used to determine the sheet and contact resistances. (b) Contact resistance ( $R_{\rm c}$ ) vs back gate voltage ( $V_{\rm bg}$ ). The exponential decrease in contact resistance as  $V_{\rm bg}$  increases indicates Schottky contacts. (c) Sheet resistance ( $\rho_{\rm sh}$ ) vs inverse back-gate voltage ( $V_{\rm bg}^{-1}$ ). Linear fit represents intrinsic carrier mobility.

Similar  $R_c$  values have been reported in MoSe<sub>2</sub> FETs.<sup>22</sup> Future studies may explore various doping schemes or metal contacts for reducing  $R_c$ .<sup>20,26</sup>

The measurement of the Schottky barrier at the metal/TMD interface has been shown to vary, depending on the methods and materials used. In the case of MoS<sub>2</sub>, Das *et al.*<sup>20</sup> extracted the Schottky barrier height of Ti to be 50 meV using thermionic emission theory, while Kwak *et al.*<sup>27</sup> found the height to be 400 meV

using thermionic field emission theory. McDonnell et al.<sup>28</sup> suggested that this difference stems from the density of the point defects in the MoS<sub>2</sub> channel, which can cause variable Fermi level pinning up to 400 meV and an apparent lowering of the Schottky barrier. While the Schottky barrier height at the metal—TMD interface remains an important topic to be addressed, we note that the intrinsic mobility values discussed below are not affected by the presence or magnitude of the Schottky barrier height at the metal—ReS<sub>2</sub> interface.

A natural extension at this point is to calculate the intrinsic ReS $_2$  mobility ( $\mu_i$ ) using the  $\rho_{\rm sh}$  values extracted from eq 1 and

$$\rho_{\rm sh} = \frac{1}{C_{\rm ox} \cdot (V_{\rm bg} - V_{\rm th}) \cdot \mu_i} \tag{2}$$

In eq 2,  $C_{\rm ox}$  = 12 nF/cm² is the capacitance per unit area of the 285 nm thick SiO<sub>2</sub> gate dielectric, and  $V_{\rm th}$  is the threshold voltage corresponding to the onset of electrons populating the channel. Figure 4c shows  $\rho_{\rm sh}$  as a function of  $V_{\rm bg}^{-1}$  for the TLM structure. The linear dependence of  $\rho_{\rm sh}$  on  $V_{\rm bg}^{-1}$  allows us to extract a  $\mu_{\rm i}$  of 8.4 cm² V<sup>-1</sup> s<sup>-1</sup>. To confirm this mobility value, four-point probe conductance measurements were conducted as a function of  $V_{\rm bg}$ . These four-point probe, gate-dependent measurements on the TLM structure yielded mobility values ranging from 8.1 to 8.7 cm² V<sup>-1</sup> s<sup>-1</sup>.

It is interesting to study the difference in  $\mu_{\rm i}$  and the field effect mobility ( $\mu_{\rm e}$ ). To determine  $\mu_{\rm e}$  we measured  $I_{\rm d}$  as a function of  $V_{\rm bg}$  in the linear regime and used the equation:

$$\mu_{\rm e} = \frac{\partial I_{\rm d}}{\partial V_{\rm bq}} \cdot \frac{L}{W} \cdot \frac{1}{C_{\rm ox} V_{\rm d}} \tag{3}$$

where L and W are the channel length and width, respectively. Note that this method assumes that the source/drain resistances are small compared the channel resistance. The TLM measurements revealed the variation in  $\mu_{\rm e}$  in the presence of Schottky contacts. At room temperature and across all variations of adjacent probe combinations  $\mu_{\rm e}$  ranges from 0.5 to 11.6 cm $^2$  V $^{-1}$  s $^{-1}$  and values were dependent on the bias magnitude and orientation of the source and drain contacts during electrical measurement. The highest intrinsic mobility found in the set of fabricated transistors was 12 cm $^2$  V $^{-1}$  s $^{-1}$  at 300 K which increased to 26 cm $^2$  V $^{-1}$  s $^{-1}$  at 77 K; however, most of our devices were in the 1 to 10 cm $^2$  V $^{-1}$  s $^{-1}$  range at 300 K, which is typical of back-gated TMD FETs.

We used  $Al_2O_3$  as a high-k dielectric to fabricate dual-gated ReS<sub>2</sub> devices. The transfer and output characteristics probed in one dual-gated FET ( $L=3.6 \mu m$ ,  $W=1 \mu m$ , H=3 nm) are displayed in Figure 5. After the deposition of the high-k dielectric the hysteresis in the  $I_d$ – $V_{bg}$  characteristics increased from 0.8 to 1.4 V suggesting an increase in carrier trapping

15 ACTION WWW.acsnano.org




Figure 5. Output and subthreshold characteristics. (a)  $I_{\rm d}-V_{\rm d}$  data for different  $V_{\rm bg}$  before (open) and after (solid) deposition of  ${\rm Al_2O_3}$  and top-gate. Current saturation is observed after top-gate deposition. (b)  $I_{\rm d}$ - $V_{\rm tg}$  with  $V_{\rm d}$  at 1 V and  $V_{\rm bg}$ = 0, 30, and 50 V.  $I_{\rm d}$ - $V_{\rm tg}$  data demonstrates good channel conductance modulation using a nickel top gate. A negative shift in  $V_{\rm th}$  is observed as  $V_{\rm bg}$  increases due to thinning of the S/D Schottky barrier and an increase in channel carrier concentration. (c)  $I_{\rm d}$ - $V_{\rm d}$  data with  $V_{\rm bg}$  at 0 V (open) and  $V_{\rm bg}$  at 50 V (line) while varying the top gate bias, demonstrating current saturation.

originating in the deposited  ${\rm Al_2O_3.}^{30}$  After top gate stack deposition we achieved current saturation, which is required for most circuits. Figure 5a shows the  $I_{\rm d}-V_{\rm d}$  characteristics of the transistor at various  $V_{\rm bg}$  values before and after top-gate deposition. The data acquired after top gate deposition are measured at

 $V_{\rm tg}=0$  V. Current saturation was not observed in any back-gated ReS<sub>2</sub> FETs, with or without top dielectric. Figure 5b shows  $I_{\rm d}-V_{\rm tg}$  with  $V_{\rm bg}$  set to 0, 30, and 50 V, which causes a shift in  $V_{\rm th}$  and increase in  $I_{\rm on}/I_{\rm off}$  from  $10^4$  to  $10^5$  with  $V_{\rm bg}$  at 0 and 50 V, respectively. Additionally, the hysteresis in the  $I_{\rm d}-V_{\rm tg}$  data increases from 0.21 V at  $V_{\rm bg}=0$  V, to 0.42 V at  $V_{\rm bg}=50$  V. Better performance at higher  $V_{\rm bg}$  results from decreasing the contact resistance in the Schottky contacts, as discussed previously. The  $\mu_{\rm e}$  of this top-gated FET derived from  $I_{\rm d}-V_{\rm tg}$  data probed at  $V_{\rm bg}=50$  V is found to be 1.2 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, similar to the back-gated mobility measurement for this device.

The observation of current saturation after the formation of the top-gate can be explained using the "pinch off" mechanism in the FET model.<sup>21</sup> This is indicated in Figure 5c which shows saturation of  $I_d$ versus  $V_d$  with  $V_{bq}$  at 0 and 50 V, and  $V_{tq}$  at 0, 0.5, and 1 V. The top-gate dielectric yields better electrostatic control over the ReS<sub>2</sub> channel resulting in a lower V<sub>th</sub> value, roughly 500 mV with  $V_{\rm bq}$  at 50 V. Thus, lower  $V_{\rm d}$ values will satisfy  $V_{\rm d} > V_{\rm tg} - V_{\rm t}$ , the condition which controls the FET current saturation regime. Furthermore, our top gate does not overlap the source/drain Schottky contacts, unlike the bottom gate which overlaps both contacts, and modulating  $V_{tq}$  is not expected to affect the drain and source Schottky barriers. Increasing  $V_{\rm bg}$  from 0 to 50 V effectively "thins down" both the drain and source Schottky barriers to a greater extent, increasing saturation currents. Also it may be noted that current saturation occurs when  $R_c$  is low  $(V_{\rm bg} = 50 \text{ V})$  and high  $(V_{\rm bg} = 0 \text{ V})$ , indicating that the effect is not a result of large contact resistances, as has been attributed for short channel saturation in MoS<sub>2</sub> FETs.31 This analysis is confirmed by the quadratic dependence of the current saturation ( $I_{dsat}$ ) on gate voltage  $(V_q)$ , as per the long channel current saturation equation:<sup>21</sup>  $I_{dsat} \approx (V_g - V_{th})^2$ . Finally, the estimated transconductance  $(g_m)$  at  $V_d = 1$  V and output conductance  $(g_d)$  at  $V_{tq} = 1$  V from Figure 5c with  $V_{bq} = 50$  V are 190 nS and 15 nS, respectively. Since  $q_m/q_d = 13$ , these devices show voltage gain, which is critical for circuits.

## **CONCLUSION**

Here, we have demonstrated FET behavior in the TMD material  ${\rm ReS_2}$  for the first time. We measured the transfer and output characteristics, carrier mobility,  $I_{\rm on}/I_{\rm off}$ , subthreshold swing, and metal/semiconductor contact resistance. We demonstrated current saturation and voltage gain in these n-channel FETs with a high-k dielectric and top-gate, which is important for most circuits. The n-type FET behavior could complement recently reported  ${\rm ReSe_2}$  FETs exhibiting p-type conduction with Cr contacts. One could potentially combine  ${\rm ReS_2}$  and  ${\rm ReSe_2}$  in a CMOS layout where the same contact metal could yield n and p type behavior with  ${\rm ReS_2}$  and  ${\rm ReSe_2}$ , respectively. Using substitutional

chalcogen doping techniques,<sup>33,34</sup> it may be possible to construct rhenium-based CMOS architecture using top gates to achieve current saturation. Examining ReS<sub>2</sub> FETs' optoelectronic responses using an electrically

induced p-n junction<sup>35</sup> could also be interesting for future optoelectronic applications.

This was supported in part by the NRI SWAN Center and the ARL STTR program.

#### MATERIALS AND METHODS

**ReS<sub>2</sub> Crystals and Characterization.** Single crystal ReS<sub>2</sub> (rhenium disulfide) was purchased commercially from 2D Semiconductors, Inc. EDS measurements were taken from the EDAX Apollo X Silicon Drift Detector and Genesis software mounted on a Zeiss Neon 40 scanning electron microscope. XPS was performed in a MULTIPORBE system from Omicron NanoTechnology GmbH.

**Few Layer ReS<sub>2</sub> Isolation and Characterization.** Optical investigation was conducted with the Olympus BX51 M and their proprietary Stream Essentials analysis software. Raman spectroscopy measurements were taken with a Renishaw inVia micro-Raman system. Samples were exposed for 3 s to a 1 mW incident beam with an excitation wavelength of 532 nm. A 3000 l/mm grating was used for <0.5 cm<sup>-1</sup> resolution. Atomic force microscopy images were taken with a Veeco Nanoscope 5 in tapping mode. Photoluminescence measurements were taken with a Renishaw inVia micro-Raman system configured for photoluminescence measurements with specialized optics. Samples were exposed for 30 s to a 5 mW incident beam with an excitation wavelength of 532 nm. Photoluminescence measurements were taken with a 1200 l/mm grating to obtain high energy peaks.

Transistor Fabrication. We mechanically exfoliated synthetic ReS<sub>2</sub> crystals onto a heavily N<sup>+</sup> doped silicon wafer with 285 nm of thermally grown SiO2, which allows for the optical contrast necessary to distinguish between flakes of varying thicknesses. To remove the residual tape adhesive from the flakes after exfoliation, the samples were annealed at 275 °C for 8 h in an ultra-high-vacuum (UHV) annealing chamber at 2  $\times$  10 $^{-9}$  Torr. Electron beam lithography (EBL) followed by 10 nm Cr and 50 nm Au deposition were used to define the metal contacts. Devices were again annealed in the UHV chamber at 350 °C for 8 h to remove residual resist. Subsequently, 27 nm of Al<sub>2</sub>O<sub>3</sub> was deposited on top of our devices using physical vapor deposition (PVD). EBL and metallization was used to deposit 50 nm of nickel to serve as the top-gate electrode. We calculate the top-gate capacitance to be 298 nF/cm<sup>2</sup> using a method we previously employed in calculating the top-gate capacitance of  $AlO_x$  in graphene FETs.<sup>36</sup>

**Electrical Characterization.** All electrical measurements were taken in a Lake Shore Cryotronics cryogenic probe station. All samples were measured in vacuum below  $5 \times 10^{-5}$  Torr and cooled with liquid nitrogen to achieve 77 K where stated. Data were taken with an Agilent B1500 semiconductor parameter analyzer.

Conflict of Interest: The authors declare no competing financial interest.

#### **REFERENCES AND NOTES**

- Geim, A. K.; Novoselov, K. S. The Rise of Graphene. *Nat. Mater.* 2007, 6, 183–191.
- Wang, Q. H.; Kalantar-zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. Electronics and Optoelectronics of Two-Dimensional Transition Metal Dichalcogenides. *Nat. Nanotechnol.* 2012, 7, 699–712.
- 3. Schwierz, F. Graphene Transistors. *Nat. Nanotechnol.* **2010**, *5*, 487–496.
- Chhowalla, M.; Shin, H.; Eda, G.; Li, L. The Chemistry of Two-Dimensional Layered Transition Metal Dichalcogenide Nanosheets. Nat. Chem. 2013, 5, 263–275.
- Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. Science 2004, 306, 666–669.

- The International Technology Roadmap for Semiconductors. http://www.itrs.net/Links/2013ITRS/Summary2013. html. (accessed Aug 11, 2014).
- Kuc, A.; Zibouche, N.; Heine, T. Influence of Quantum Confinement on the Electronic Structure of the Transition Metal Sulfide TS<sub>2</sub>. Phys. Rev. B 2011, 83, 245213.
- Splendiani, A.; Sun, L.; Zhang, Y.; Li, T.; Kim, J.; Chim, C.-Y.; Galli, G.; Wang, F. Emerging Photoluminescence in Monolayer MoS<sub>2</sub>. Nano Lett. 2010, 10, 1271–1275.
- Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically Thin MoS<sub>2</sub>: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* 2010, 105, 136805.
- Tongay, S.; Sahin, H.; Ko, C.; Luce, A.; Fan, W.; Liu, K.; Zhou, J.; Huang, Y.; Ho, C.; Yan, J.; et al. Monolayer Behaviour in Bulk ReS<sub>2</sub> Due to Electronic and Vibrational Decoupling. Nat. Commun. 2014, 5, 1–6.
- Tongay, S.; Zhou, J.; Ataca, C.; Lo, K.; Matthews, T. S.; Li, J.; Grossman, C.; Wu, J. Thermally Driven Crossover from Indirect toward Direct Bandgap in 2D Semiconductors: MoSe<sub>2</sub> versus MoS<sub>2</sub>. Nano Lett. 2012, 12, 5576–5580.
- Zhao, W.; Ribeiro, R. M.; Toh, M.; Carvalho, A.; Kloc, C.; Neto, A. H. C.; Eda, G. Origin of Indirect Optical Transitions in Few-Layer MoS<sub>2</sub>, WS<sub>2</sub>, and WSe<sub>2</sub>. Nano Lett. 2013, 13, 5627–5634.
- Yang, S.; Tongay, S.; Yue, Q.; Li, Y.; Li, B.; Lu, F. High-Performance Few-Layer Mo-Doped ReSe<sub>2</sub> Nanosheet Photodetectors. Sci. Rep. 2014, 4, 5442.
- Yang, S.; Li, Y.; Wang, X.; Huo, N.; Xia, J.-B.; Li, S.-S.; Li, J. High Performance Few-Layer GaS Photodetector and Its Unique Photo-response in Different Gas Environments. *Nanoscale* 2014, 6, 2582–2587.
- Lee, Y.-H.; Zhang, X.-Q.; Zhang, W.; Chang, M.-T.; Lin, C.-T.; Chang, K.-D.; Yu, Y.-C.; Wang, J. T.-W.; Chang, C.-S.; Li, L.-J.; et al. Synthesis of Large-Area MoS<sub>2</sub> Atomic Layers with Chemical Vapor Deposition. Adv. Mater. 2012, 24, 2320– 2325.
- Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS<sub>2</sub> Transistors. Nat. Nanotechnol. 2011, 6. 147–150.
- Horzum, S.; Cakir, D.; Suh, J.; Tongay, S.; Huang, Y. S.; Ho, C. H.; Wu, J.; Sahin, H.; Peeters, F. M. Formation and Stability of Point Defects in Monolayer Rhenium Disulfide. *Phys. Rev. B* **2014**, *89*, 1–7.
- Ugeda, M. M.; Bradley, A. J.; Shi, S.-F.; da Jornada, F. H.; Zhang, Y.; Qiu, D. Y.; Ruan, W.; Mo, S.-K.; Hussain, Z.; Shen, Z.-X.; et al. Giant Bandgap Renormalization and Excitonic Effects in a Monolayer Transition Metal Dichalcogenide Semiconductor. Nat. Mater. 2014, 13, 1091–1095.
- Ho, C. H.; Huang, Y. S. Absorption-Edge Anisotropy in ReS<sub>2</sub> and ReSe<sub>2</sub> Layered Semiconductors. *Phys. Rev. B* 1998, 58, 130–135.
- Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. High Performance Multilayer MoS<sub>2</sub> Transistors with Scandium Contacts. Nano Lett. 2013, 13, 100–105.
- Streetman, B.; Banerjee, S. Solid State Electronic Devices, 6th ed.; Prentice Hall: Upper Saddle River, NJ, 2005.
- Larentis, S.; Fallahazad, B.; Tutuc, E. Field-Effect Transistors and Intrinsic Mobility in Ultra-Thin MoSe<sub>2</sub> Layers. Appl. Phys. Lett. 2012, 223104, 1–4.
- Corbet, C. M.; McClellan, C.; Kim, K.; Sonde, S.; Tutuc, E.; Banerjee, S. K. Oxidized Titanium as a Gate Dielectric for Graphene Field Effect Transistors and Its Tunneling Mechanisms. ACS Nano 2014, 8, 10480–10485.
- Venugopal, A.; Colombo, L.; Vogel, E. M. Contact Resistance in Few and Multilayer Graphene Devices. *Appl. Phys. Lett.* 2010, 96, 013512.

- Chang, H.-Y.; Zhu, W.; Akinwande, D. On the Mobility and Contact Resistance Evaluation for Transistors Based on MoS<sub>2</sub> or Two-Dimensional Semiconducting Atomic Crystals. Appl. Phys. Lett. 2014, 104, 113504.
- Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. High-Performance Single Layered WSe<sub>2</sub> P-FETs with Chemically Doped Contacts. *Nano Lett.* 2012, 12, 3788–3792.
- Kwak, J. Y.; Hwang, J.; Calderon, B.; Alsalman, H.; Munoz, N.; Schutter, B.; Spencer, M. G. Electrical Characteristics of Multilayer MoS<sub>2</sub> FET's with MoS<sub>2</sub>/Graphene Heterojunction Contacts. *Nano Lett.* **2014**, *14*, 4511–4516.
- Mcdonnell, S.; Addou, R.; Buie, C.; Wallace, R. M.; Hinkle, C. L. Defect-Dominated Doping and Contact Resistance in MoS<sub>2</sub>. ACS Nano 2014, 2880–2888.
- Ayari, A.; Cobas, E.; Ogundadegbe, O.; Fuhrer, M. S. Realization and Electrical Characterization of Ultrathin Crystals of Layered Transition-Metal Dichalcogenides. *J. Appl. Phys.* 2007, 101, 014507.
- Fallahazad, B.; Kim, S.; Colombo, L.; Tutuc, E. Dielectric Thickness Dependence of Carrier Mobility in Graphene with HfO<sub>2</sub> Top Dielectric. Appl. Phys. Lett. 2010, 97, 123105.
- Du, Y.; Yang, L.; Liu, H.; Ye, P. D. Contact Research Strategy for Emerging Molybdenum Disulfide and Other Two-Dimensional Field-Effect Transistors. APL Mater. 2014, 2, 092510.
- Yang, S.; Tongay, S.; Li, Y.; Yue, Q.; Xia, J.; Li, S.; Li, J.; Wei, S. Layer-Dependent Electrical and Optoelectronic Responses of ReSe<sub>2</sub> Nanosheet Transistors. *Nanoscale* 2014, 6, 7226–7231.
- 33. Ma, Q.; Isarraraz, M.; Wang, C. S.; Preciado, E.; Klee, V.; Bobek, S.; Yamaguchi, K.; Li, E.; Odenthal, P. M.; Nguyen, A.; et al. Postgrowth Tuning of the Bandgap of Single-Layer Molybdenum Disulfide Films by Sulfur/Selenium Exchange. ACS Nano 2014, 8, 4672–4677.
- 34. Çakr, D.; Sahin, H.; Peeters, F. M. Doping of Rhenium Disulfide Monolayers: A Systematic First Principles Study. *Phys. Chem. Chem. Phys.* **2014**, *16*, 16771–16779.
- 35. Baugher, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarillo-Herrero, P. Optoelectronic Devices Based on Electrically Tunable P-N Diodes in a Monolayer Dichalcogenide. *Nat. Nanotechnol.* **2014**, *9*, 262–267.
- Kim, S.; Nah, J.; Jo, I.; Shahrjerdi, D.; Colombo, L.; Yao, Z.; Tutuc, E.; Banerjee, S. K. Realization of a High Mobility Dual-Gated Graphene Field-Effect Transistor with Al<sub>2</sub>O<sub>3</sub> Dielectric. Appl. Phys. Lett. 2009, 94, 062107.