

# HW-CHAPTER 6

Performance of a Computer

---

By Pattama Longani  
Collage of arts, media and Technology

# HOMEWORK

- Exercise 1.3 and 1.4
  - Answer must be written in A<sub>4</sub> with readable handwriting

### Exercise 1.3

Consider three different processors P1, P2, and P3 executing the same instruction set with the clock rates and CPIs given in the following table.

|    | Processor | Clock Rate | CPI |
|----|-----------|------------|-----|
| a. | P1        | 3 GHz      | 1.5 |
|    | P2        | 2.5 GHz    | 1.0 |
|    | P3        | 4 GHz      | 2.2 |
| b. | P1        | 2 GHz      | 1.2 |
|    | P2        | 3 GHz      | 0.8 |
|    | P3        | 4 GHz      | 2.0 |

**1.3.1** [5] <1.4> Which processor has the highest performance expressed in instructions per second?

**1.3.2** [10] <1.4> If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions.

**1.3.3** [10] <1.4> We are trying to reduce the time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

For problems below, use the information in the following table.

|           | Processor | Clock Rate | No. Instructions | Time |
|-----------|-----------|------------|------------------|------|
| <b>a.</b> | P1        | 3 GHz      | 20.00E+09        | 7 s  |
|           | P2        | 2.5 GHz    | 30.00E+09        | 10 s |
|           | P3        | 4 GHz      | 90.00E+09        | 9 s  |
| <b>b.</b> | P1        | 2 GHz      | 20.00E+09        | 5 s  |
|           | P2        | 3 GHz      | 30.00E+09        | 8 s  |
|           | P3        | 4 GHz      | 25.00E+09        | 7 s  |

**1.3.4** [10] <1.4> Find the IPC (instructions per cycle) for each processor.

**1.3.5** [5] <1.4> Find the clock rate for P2 that reduces its execution time to that of P1.

**1.3.6** [5] <1.4> Find the number of instructions for P2 that reduces its execution time to that of P3.

## Exercise 1.4

Consider two different implementations of the same instruction set architecture. There are four classes of instructions, A, B, C, and D. The clock rate and CPI of each implementation are given in the following table.

|           |    | Clock Rate | CPI Class A | CPI Class B | CPI Class C | CPI Class D |
|-----------|----|------------|-------------|-------------|-------------|-------------|
| <b>a.</b> | P1 | 2.5 GHz    | 1           | 2           | 3           | 3           |
|           | P2 | 3 GHz      | 2           | 2           | 2           | 2           |
| <b>b.</b> | P1 | 2.5 GHz    | 2           | 1.5         | 2           | 1           |
|           | P2 | 3 GHz      | 1           | 2           | 1           | 1           |

**1.4.1** [10] <1.4> Given a program with  $10^6$  instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster?

**1.4.2** [5] <1.4> What is the global CPI for each implementation?

**1.4.3** [5] <1.4> Find the clock cycles required in both cases.

The following table shows the number of instructions for a program.

|    | Arith | Store | Load | Branch | Total |
|----|-------|-------|------|--------|-------|
| a. | 650   | 100   | 600  | 50     | 1400  |
| b. | 750   | 250   | 500  | 500    | 2000  |

**1.4.4** [5] <1.4> Assuming that arith instructions take 1 cycle, load and store 5 cycles, and branches 2 cycles, what is the execution time of the program in a 2 GHz processor?

**1.4.5** [5] <1.4> Find the CPI for the program.

**1.4.6** [10] <1.4> If the number of load instructions can be reduced by one half, what is the speedup and the CPI?