
CHAPTER 5-2

The Processor


By Pattama Longani Collage of arts, media and Technology




COMBINATIONAL ELEMENTS

- AND-gate
 - Y = A & B


- Multiplexer
 - Y = 0?0:1



Adder





- Arithmetic/Logic Unit
 - Y = F(A, B)



In this section, we use MIPS subset to build simple implementation using the datapath of the last section and adding a simple control function

	ор	rs	rt	rd	shamt	funct		
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		
Field	0	rs	rt	rd	shamt	funct		
Bit positions	31:26	25:21	20:16	15:11	10:6	5:0		
a. R-type i	nstruction							
Field	35 or 43	rs	rt		address			
Bit positions	31:26	25:21	20:16		15:0			
b. Load or	store instru	uction						
Field	4	rs	rt		address			
Bit positions	31:26	25:21	20:16		15:0			
c. Branch i	nstruction							
	ор	rs	rt	con	stant or addr	ess		
·	6 bits	5 bits	5 bits	16 bits				





FOUR CONTROL INPUTS OF ALU

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

 For load word and store word instructions, we use the ALU to compute the memory address by addition

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

ALUOp indicates whether the operation to be performed should be

- add (00): for loads and stores,
- subtract (01): for beq,
- determined by the operation
- encoded in the funct field (10): R-type instruction

MIPS Reference Data



				_	
CORE INSTRUCTI	ON SE	Т			OPCOD
		FOR-			/ FUNC
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{he}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{he}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{he}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{he}
Load Byte Unsigned	1bu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{he}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{he}
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d_{hex}
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		0 / 2a _{he}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	0(2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{he}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{he}

			(2)	OLCODE
				FMT/FT
		FOR-		/ FUNCT
NAME, MNEMO		MAT		(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double			{F[ft],F[ft+1]}	
FP Compare Single	c.X.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//y
Double			{F[ft],F[ft+1]})?1:0	
			==, <, or <=) (y is 32, 3c, or 3e)	11/10/ /2
FP Divide Single	div.s	FK	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double		ED	{F[ft],F[ft+1]}	11/10//2
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
FP Subtract Single	sub.s	ED	{F[ft],F[ft+1]}	11/10//1
FP Subtract	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	IMCI	1		
Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control		R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned		R		0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt	0///3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	SWCI			
Double	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
Dodole			Miking Digita Admini 4j - Pitt 1j	

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

ARITHMETIC CORE INSTRUCTION SET

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	э
	31 26	25 21	20 16	15		0

• Note that: R-type instructions works according to the function code part.

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

X= don't care term


ALI	ALUOp			Func				
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	Operation
0	0	Χ	X	X	X	X	Χ	0010
0	1	X	X	X	X	X	X	0110
1	0	X	X	0	0	0	0	0010
1	X	X	X	0	0	1	0	0110
1	0	X	X	0	1	0	0	0000
1	0	Х	X	0	1	0	1	0001
1	X	X	X	1	0	1	0	0111


ALU CONTROL

•ALUOp indicates whether the operation

to be performed should be

•10 = function field






ALI	ALUOp		Funct field					
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	Operation
0	0	X	X	X	X	X	X	0010
0	1	X	X	X	X	X	X	0110
1	0	X	X	0	0	0	0	0010
1	X	X	X	0	0	1	0	0110
1	0	X	X	0	1	0	0	0000
1	0	X	Х	0	1	0	1	0001
1	X	X	X	1	0	1	0	0111

0

Signal name	Effect when deasserted	Effect when asserted			
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).			
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.			
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).				
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.			
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.			
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.			
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.			

Control

Instruction	RegDst	ALUSrc	Memto- Reg				Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
1w	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1



			35_{ten}	43 _{ten}	4 _{ten}
Input or output	Signal name	R-format	1w	SW	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	X	Х
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

00 = add

01 = sub

10 = function field


ADD = R-TYPE

Input or output	Signal name	R-format	1w	SW	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	Χ	Χ
	ALUSrc	0	1	1	0
	MemtoReg	0	1	Χ	χ
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

ALUOp 10 = function field



ADD = R-TYPE



Load = I-Type

Input or output	Signal name	R-format	1w	SW	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	χ	χ
	ALUSrc	0	1	1	0
	MemtoReg	0	1	χ	χ
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

ALUOp 00 = add




op rs rt constant or address

6 bits

5 bits

5 bits

16 bits




SINGLE-CYCLE IMPLEMENTATION

- everything occurs in one clock cycle
- •There are four steps to execute the instruction; (ordered by the flow of information)

EXAMPLE: add \$s1 \$s2 \$s3


- 1. The instruction is fetched, and the PC is incremented.
- 2. Two registers, \$52 and \$53, are read from the register file; also, the main control unit computes the setting of the control lines during this step.

- 3. The ALU operates on the data read from the register file, using the function code (bits 5:0, which is the funct field, of the instruction) to generate the ALU function.
- 4. The result from the ALU is written into the register file using bits 15:11 of the instruction to select the destination register (\$\$\$s1\$).




EXAMPLE: Iw \$t1, offset(\$t2)

- 1. An instruction is fetched from the instruction memory, and the PC is incremented.
- 2. A register (\$t2) value is read from the register file.
- 3. The ALU computes the sum of the value read from the register file and the sign-extended, lower 16 bits of the instruction (offset).
- 4. The sum from the ALU is used as the address for the data memory.
- 5. The data from the memory unit is written into the register file; the register destination is given by bits 20:16 of the instruction (\$t1).



EXAMPLE: beq \$t1,\$t2,offset,

- 1. An instruction is fetched from the instruction memory, and the PC is incremented.
- 2. Two registers, \$t1 and \$t2, are read from the register file.
- 3. The ALU performs a subtract on the data values read from the register file. The value of PC + 4 is added to the sign-extended, lower 16 bits of the instruction (offset) shifted left by two; the result is the branch target address.
- 4. The Zero result from the ALU is used to decide which adder result to store into the PC.



Jump

000010	address
31:26	25:0

- we can implement a jump by storing into the PC the concatenation of
 - PC + 4
- the 26-bit immediate field of the jump instruction
- One additional control signal is needed for the additional multiplexor.
- This control signal, called *Jump*, is asserted only when the instruction is a jump—that is, when the opcode is 2.

