

CHAPTER 5-3

The Processor

By Pattama Longani
Collage of arts, media and Technology



IMPLEMENTATION TECHNIQUE

- **single-cycle**

- the clock cycle must have the same length for every instruction in this single-cycle design
- the clock cycle is determined by the longest possible path in the processor

- **Pipelining**

- multiple instructions are overlapped in execution
- everything is working in parallel, so more loads are finished per hour (improve throughput)



• Four loads:

• Speedup
 $= 8 / 3.5 = 2.3$

• Non-stop:

• Speedup
 $= 2n / 0.5n + 1.5 \approx 4$
 $= \text{number of stages}$

SINGLE-CYCLE VS PIPELINE PERFORMANCE

- If all the stages take about the same amount of time and there is enough work to do, then the **speed-up** due to pipelining is equal to the number of stages in the pipeline
- Pipelining improves performance by **increasing instruction throughput**, as opposed to decreasing the execution time of an individual instruction.



EXAMPLE

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load word (lw)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store word (sw)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, AND, OR, slt)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beq)	200 ps	100 ps	200 ps			500 ps

- **the single-cycle model**, every instruction takes exactly one clock cycle, so the clock cycle must be stretched to accommodate **the slowest instruction** = 800 ps
- **Pipeline**, all stages take a single clock cycle, so the clock cycle must be long enough to accommodate the slowest operation the pipelined execution clock cycle must have **the worst-case clock cycle of 200 ps**

EXAMPLE


- The formula suggests that a five-stage pipeline should offer nearly a fivefold improvement over the 800 ps non-pipelined time, or a 160 ps clock cycle
- however, that the stages may be imperfectly balanced.



- it's 2,400 ps versus 1400 ps for 3 instructions
- It's $800 \times 1,000,000 + 2,400$ versus $\sim 1,000,000 \times 200 + 1,400$ for 1,000,003 instructions
- The real pipeline speedup = $\frac{800,002,400 \text{ ps}}{200,001,400 \text{ ps}} \approx \frac{800 \text{ ps}}{200 \text{ ps}} \approx 4.00$


PRINCIPLES APPLY TO PROCESSORS

- MIPS instructions take five steps:
 1. Fetch instruction from memory.
 2. Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously.
 3. Execute the operation or calculate an address.
 4. Access an operand in data memory.
 5. Write the result into a register.




1. IF: Instruction fetch
2. ID: Instruction decode and register file read
3. EX: Execution or address calculation
4. MEM: Data memory access
5. WB: Write back

The blue stick represent “pipeline register”



LOAD₁


- highlight the *right half* = read
- highlight the *left half* = write



Instruction fetch:

- the instruction being read from memory using the address in the PC and then being placed in the IF/ID pipeline register.
- The PC address is incremented by 4 and then written back into the PC to be ready for the next clock cycle.
 - This incremented address is also saved in the IF/ID pipeline register in case it is needed later for an instruction, such as beq.


LOAD₂



Instruction decode and register file read:

- The instruction kept in IF/ID pipeline register supplying
 - the 16-bit immediate field, which is sign-extended to 32 bits,
 - the register numbers to read the two registers.
- All three values will be written in the ID/EX pipeline register, along with the incremented PC address.
 - Transfer everything that might be needed by any instruction during a later clock cycle.


LOAD₃



Execute or address calculation:

- the load instruction reads the contents of register 1 immediate from the ID/EX pipeline register
- the load instruction reads the sign-extended immediate from the ID/EX pipeline register
- Adds both data using the ALU.
- That sum is placed in the EX/MEM pipeline register.


LOAD4



Memory access:

- the load instruction reading the data memory using the address from the EX/MEM pipeline register
- loading the data into the MEM/WB pipeline register.


LOAD5




Write-back:

- Reading the data from the MEM/WB pipeline register and writing it into the register file in the middle of the figure.


STORE₁




STORE2



STORE₃




STORE4




Memory access:

- In an earlier stage, the register ID/EX containing the data to be stored was read
- The only way to make the data available during the MEM stage is to place the data into the EX/MEM pipeline register in the EX stage
- just as we stored the effective address into EX/MEM.

STORE5






PIPELINE HAZARDS



- There are situations in pipelining when the *next instruction cannot execute in the following clock cycle*. These events are called **hazards**.
 - Structural Hazards
 - Data Hazards
 - Control Hazards

STRUCTURAL HAZARDS

- The hardware cannot support the *combination of instructions* that we want to execute in the same clock cycle.



STRUCTURAL HAZARDS




DATA HAZARDS

- One step must wait for another to complete.



DATA HAZARDS

```
add    $s0, $t0, $t1
sub    $t2, $s0, $t3
```



instruction execution


- Instruction Fetch
- Register Read
- Execution
- Memory Access
- Write Back

- The add instruction doesn't write its result until the fifth stage
- we have to waste three clock cycles in the pipeline.

FORWARDING (BYPASSING)


- Although we could try to rely on *compilers* to remove all such hazards, the results would not be satisfactory.
- These dependences *happen just too often* and the *delay is just too long* to expect the compiler to rescue us.
- Therefore, we *adding extra hardware* to retrieve the missing item early from the internal resources is called **forwarding** or **bypassing**.

FORWARDING (BYPASSING)




- *IF* for the instruction fetch
- *ID* for the instruction decode/register file read stage
- *EX* for the execution stage
- *MEM* for the memory access stage
- *WB* for the write-back stage

```
add    $s0, $t0, $t1
sub     $t2, $s0, $t3
```




FORWARDING (BYPASSING)



- forwarding paths are valid only if the destination stage is later in time than the source stage.

FORWARDING (BYPASSING)


- Forwarding works very well, but it cannot prevent all pipeline stalls.
- **load-use data hazard** = we would have to stall one stage.
- We call **pipeline stall** or **bubble**.




REORDERING CODE

- We can reordering code to avoid pipeline stalls
- Ex : assuming all variables are in memory and are addressable as offsets from \$to


```
a = b + e;  
c = b + f;
```





CONTROL HAZARDS

- Arising from the need to *make a decision* based on the results of one instruction while others are executing.
- **branch instruction**



CONTROL HAZARDS

- Nevertheless, the pipeline cannot possibly know what the next instruction should be, since it *only just received* the branch instruction from memory!
- one possible solution is to stall immediately after we fetch a branch, waiting until the pipeline determines the outcome of the branch and knows what instruction address to fetch from.

- Let's assume that we put in enough extra hardware so that we can test registers, calculate the branch address, and update the PC during the second stage of the pipeline

