
Multiplexers:

A multiplexer is a combinational circuit that has many data inputs and a single output, depending on control or select inputs. For N input lines, log2(N) selection lines are required, or equivalently, for 2ⁿ input lines, n selection lines are needed. Multiplexers are also known as "N-to-1 selectors," parallel-to-serial converters, many-to-one circuits, and universal logic circuits. They are mainly used to increase the amount of data that can be sent over a network within a certain amount of time and bandwidth.

4_x_1 Mux:

In this article we write Verilog HDL code for 4 to 1 mux as we know that the 4 to 1 mux is four inputs and one output, and the output will select as the basis of select lines.


Block Diagram:



Truth Table:

50	S1	10	
0	1	11	+
1	0	12	1
1	1	13	


Logic Circuit:




```
Verilog Code:
                                           Testbench:
module mux 4 1(I0,I1,I2,I3,s0,s1,y);
                                           module mux 4 1 tb();
input I0,I1,I2,I3,s0,s1;
                                           reg I0,I1,I2,I3,S0,S1;
output y;
                                           wire y;
wire w1,w2,w3,w4,w5,w6;
                                           mux 4 1 m1(I0,I1,I2,I3,S0,S1,y);
not(w1,s0);
                                           initial
not(w2,s1);
                                           begin
and(w3,I0,w1,w2);
                                           I0=1;I1=0;I2=1;I3=0;
and(w4,w1,s1,I1);
and(w5,w2,s0,I2);
                                           $display("I0=%b I1=%b I2=%b
and(w6,s0,s1,I3);
                                           I3=%b\n",I0,I1,I2,I3);
                                           S0=0;S1=0;
or(y,w3,w4,w5,w6);
endmodule
                                           #100
                                           $display("Time=%d S0=%b S1=%b
                                           y=\%b\n",\$time,S0,S1,y);
                                           S0=0;S1=1;
                                           #100
                                           $display("Time=%d S0=%b S1=%b
                                           y=%b\n",$time,$0,$1,y);
                                           S0=1;S1=0;
                                           #100
                                           $display("Time=%d S0=%b S1=%b
                                           y=\%b\n",\$time,S0,S1,y);
                                           S0=1;S1=1;
                                           #100
                                           $display("Time=%d S0=%b S1=%b
                                           y=\%b\n'',\$time,S0,S1,y);
                                           #100 $stop;
                                           end
```

endmodule

Simulation:



RTL design



Tcl Console Output:

