
Full adder using two half adders:

In this implementation we need 2 Half Adders, and an OR gate is required to implement a Full Adder. With this logic circuit, two bits can be added together, taking a carry from the next lower order of magnitude, and sending a carry to the next higher order of magnitude.

Logic Symbol:



Truth Table:


Inputs			Outputs	
A	В	C-IN	Sum	C-Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

```
Verilog Code:
                                            Testbench:
module
                                            module
                                            full_adder_using_two_half_adder_tb();
full_adder_using_two_half_adder(a,b,c,s,c
                                            reg a,b,c;
input a,b,c;
                                            wire s,c out;
                                            full_adder_using_two_half_adder
output s,c_out;
wire s1,c1,c2;
                                            f1(.a(a),.b(b),.c(c),.s(s),.c\_out(c\_out));
                                            initial
half_adder h1(.a(a),.b(b),.s(s1),.c(c1));
                                            begin
                                            a=0;b=0;c=0;
half_adder h2(s1,c,s,c2);
                                            #100
or(c_out,c1,c2);
                                            a=0;b=0;c=1;
endmodule
                                            #100
                                            a=0;b=1;c=0;
Verilog Code for half adder:
                                            #100
module half_adder(a,b,s,c);
                                            a=0;b=1;c=1;
input a,b;
                                            #100
output s,c;
                                            a=1;b=0;c=0;
xor(s,a,b);
                                            #100
and(c,a,b);
                                            a=1;b=0;c=1;
endmodule
                                            #100
                                            a=1;b=1;c=0;
                                            #100
                                            a=1;b=1;c=1;
                                            #100 $finish;
                                            end
                                            initial
                                            begin
                                            \frac{t \cdot t}{t \cdot t}
                                            c_out");
                                            $monitor($time,"\t",a,"\t",b,"\t",c,"\t",s,"\t",
                                            c_out);
                                            end
```


endmodule

Sources:


Simulation:



RTL Design:



Tcl Console:



Application:

- **1.Arithmetic circuits:** Full adders are utilized in math circuits to add twofold numbers. At the point when different full adders are associated in a chain, they can add multi-bit paired numbers.
- **2.Data handling:** Full adders are utilized in information handling applications like advanced signal handling, information encryption, and mistake rectification.
- **3.Counters:** Full adders are utilized in counters to addition or decrement the count by one.
- **4.Multiplexers and demultiplexers:** Full adders are utilized in multiplexers and demultiplexers to choose and course information.
- **5.Memory tending to:** Full adders are utilized in memory addressing circuits to produce the location of a particular memory area.
- **6.ALUs:** Full adders are a fundamental part of Number juggling Rationale Units (ALUs) utilized in chip and computerized signal processors.