
## 2\_to\_4\_line decoder:

we will implement the 2:4 Decoder using gate level design in Verilog HDL with a step-by-step procedure. Before proceeding to code we shall look into the truth table and logic symbol of the 2:4 Decoder.

A decoder is a combinational logic circuit that has 'n' input signal lines and 2<sup>n</sup> output lines. In the 2:4 decoder, we have 2 input lines and 4 output lines. In addition, we provide '*enable*' to the input to ensure the decoder is functioning whenever enable is 1 and it is turned off when enable is 0. The truth table and logic symbol are given below:

# **Logic Symbol:**




#### **Truth Table:**


Е	a	Ъ	D0	D1	D2	D3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

```
Verilog Code:
                                                                                                                                                                                                                              Testbench:
// the code is for enable=0
                                                                                                                                                                                                                           // the code is for enable=0
module
                                                                                                                                                                                                                           module decoder 2 4 tb();
decoder_2_4(e,a,b,d0,d1,d2,d
                                                                                                                                                                                                                           reg e,a,b;
                                                                                                                                                                                                                              wire d0,d1,d2,d3;
3);
                                                                                                                                                                                                                           decoder 2 4 dec1(e,a,b,d0,d1,d2,d3);
input e,a,b;
output d0,d1,d2,d3;
                                                                                                                                                                                                                             initial
wire w1,w2,w3;
                                                                                                                                                                                                                             begin
                                                                                                                                                                                                                             e=0;a=0;b=0;
not(w1,a);
not(w2,b);
                                                                                                                                                                                                                             #100
not(w3,e);
                                                                                                                                                                                                                             e=0;a=0;b=1;
nand(d0,w1,w2,w3);
                                                                                                                                                                                                                           #100
nand(d1,w1,b,w3);
                                                                                                                                                                                                                             e=0;a=1;b=0;
nand(d2,a,w2,w3);
                                                                                                                                                                                                                             #100
                                                                                                                                                                                                                              e=0;a=1;b=1;
nand(d3,a,b,w3);
endmodule
                                                                                                                                                                                                                              $stop;
                                                                                                                                                                                                                             end
                                                                                                                                                                                                                             initial
                                                                                                                                                                                                                             begin
                                                                                                                                                                                                                              $display("time e a b d0 d1 d2 d3");
                                                                                                                                                                                                                              monitor(\tilde{t}, \tilde{t}, \tilde{
                                                                                                                                                                                                                              ,d3);
                                                                                                                                                                                                                             end
                                                                                                                                                                                                                             endmodule
```

#### **Simulation:**



### RTL design:



#### **Tcl Console:**