# DSD Lab 4 Final Report


**PAUL KIM** 

```
module lab4_PK(input logic clk, input logic reset, input logic left, right, output logic lc, lb, la, ra, rb, rc);
 3
          always@ (posedge clk)
 4
5
    begin
             if (reset == 1)
    6
7
8
9
             begin
                //On reset, the FSM should enter a state with all lights off. la = 0; lb = 0; lc = 0; ra = 0; rb = 0; rc = 0;
             end
10
11
             else
12
13
    Ė
             begin
               // left and right input state only matters at light off state if ( (la == 0) & (lb == 0) & (lc == 0) & (ra == 0) & (rb == 0) & (rc == 0) )
14
15
    begin
                   if ( (left == 1) & (right == 0) )
16
17
                       //at light off state and only left is on, then left light sequence is triggered
                      la = 1;
18
19
20
                   else if ( (right == 1) & (left == 0) )
21
                      //at light off state and only right is on, then right light sequence is triggered
22
23
24
                   //if both left and right are either on or off synchronously, then neither left nor right is triggered
25
26
27
                // if any of the light is on, then the pattern must be finished
28
                else
29
                //lc | lb | la | ra | rb | rc
30
    begin
                //left
31
                   if ( (la == 1) & (lb == 0) & (lc == 0) )
32
                       //at 001000, proceed to next state 011000
33
                       1b = 1;
34
                   else if ( (la == 1) & (lb == 1) & (lc == 0) )
35
                     //at 011000, proceed to next state 111000
36
                      lc = 1;
37
                   else if ( (la == 1) & (lb == 1) & (lc == 1) )
38
39
    begin
40
                      //at 111000, proceed light off state
                      la = 0; lb = 0; lc = 0;
41
```


```
43
                //right
 44
                    else if ( (ra == 1) & (rb == 0) & (rc == 0) )
 45
                       //at 000100, proceed to next state 000110
 46
                       rb = 1;
 47
                    else if ( (ra == 1) & (rb == 1) & (rc == 0) )
 48
                       //at 000110, proceed to next state 000111
 49
                       rc = 1;
 50
                    else if ( (ra == 1) & (rb == 1) & (rc == 1) )
 51
      //at 000111, proceed to light off state
 52
                      ra = 0; rb = 0; rc = 0;
 53
 54
 55
                end
 56
             end
 57
          end
 58
       endmodule
 59
       module lab4 PK TB();
 60
 61
          //testbench will be test with testvector.txt in the format of xx yyyyyy
 62
          //each left or right one whole cycle requires 5 periods:
          //ex)left: when left signal input is triggered,
 63
          //state 3(light off) -> state 0 -> state 1 -> state 2 -> state 3
 64
          logic clk, reset;
 65
          logic left, right; //input
 66
          logic lc, lb, la, ra, rb, rc; //output
 67
 68
          logic lce, lbe, lae, rae, rbe, rce; //exepected output for testvector
          logic [31:0] vectornum, errors; //bookkeeping variable
 69
 70
          logic [7:0] testvectors[10000:0]; //array of testvectors
 71
 72
          //instantiate device under test
 73
          lab4 PK dut(clk, reset, left, right, lc, lb, la, ra, rb, rc);
 74
 75
          //generate clock
 76
          always //no sensitivity list, so it always executes
 77
      \Box
          begin
 78
             clk = 1; #5; clk = 0; #5;
 79
 80
 81
          //at start of test, load vectors and pulse reset
 82
          initial
 83
      begin
 84
             $readmemb("testvector.txt", testvectors);
 85
             vectornum = 0; errors = 0;
 86
             reset = 1; #27; reset = 0;
 87
          end
 88
          //$readmemh reads testvector file written in hexadecimal
 89
 90
          //apply test vector @ posedge of clk
 91
          always @(posedge clk)
      92
          begin
 93
             {left, right, lce, lbe, lae, rae, rbe, rce} = testvectors[vectornum];
 94
          end
 95
 96
          //check results on falling edge of clk
 97
          always @(negedge clk)
 98
          // skip during reset
 99
          if (~reset)
100 🖃
         begin
```

```
101
             //left
102
             if (la !== lae)
103
             begin
104
                $display( "Error: inputs = %b", {left, right});
105
                $display( " outputs = %b (%b expected)", la, lae);
106
               errors = errors + 1;
107
             end
108
109
             else if (lb !== lbe)
110
             begin
     $display( "Error: inputs = %b", {left, right});
111
                $display( " outputs = %b (%b expected) ", 1b, 1be);
112
113
               errors = errors + 1;
114
             end
115
116
             else if (lc !== lce)
117
     begin
118
                $display( "Error: inputs = %b", {left, right});
119
                $display( " outputs = %b (%b expected) ", lc, lce);
120
                errors = errors + 1;
121
             end
122
123
             //right
124
             else if (ra !== rae)
125
             begin
     126
                $display( "Error: inputs = %b", {left, right});
127
                $display( " outputs = %b (%b expected)", ra, rae);
128
                errors = errors + 1;
129
             end
130
131
             else if (rb !== rbe)
132
     begin
                $display( "Error: inputs = %b", {left, right});
133
134
               $display( " outputs = %b (%b expected) ", rb, rbe);
135
               errors = errors + 1;
136
             end
137
138
             else if (rc !== rce)
139
     begin
140
                $display( "Error: inputs = %b", {left, right});
141
                $display( " outputs = %b (%b expected) ", rc, rce);
                errors = errors + 1;
142
143
             end
144
145
             //increment array index and read next testvector
146
             vectornum = vectornum + 1;
147
             if (testvectors[vectornum] === 8'bx)
148
             begin
     149
                $display( "%d tests completed with %d errors", vectornum, errors );
150
151
      endmodule
152
153
154
```

## Testvector.txt:




# RTL simulation waveform (testbench with testvectors):



For this lab, I had to code for a system that turns how 6 lights when either two inputs (left and right) is triggered in systemverilog hdl. Every left or right flashing sequence starts from 1 light turned on then 2 lights turned on then 3. Flashing sequence must finish flashing sequence even if the input is turned off. If both left and right turned on or off, the system ignores the input and flashing sequence won't happened.

I had a trouble writing the code because it wasn't easy to test your svhdl code. Only way to test without doing testbench was to use "the university program vwf" and draw out all the inputs by manually:



Which made me sure that my main code for the flashing sequence was correct. I've replicate these sequence results to testvector.txt except reset at the end since reset is test within the TB code.

### Assignment Editor:

	itatu:	From	То	Assignment Name	Value	Enabled
1	<b>4</b>		in_ right	Location	PIN_AB28	Yes
2	<b>V</b>		in_ reset	Location	PIN_AC27	Yes
3	<b>/</b>		out lc	Location	PIN_E18	Yes
4	<b>/</b>		out b	Location	PIN_F18	Yes
5	<b>V</b>		out la	Location	PIN_F21	Yes
6	<b>V</b>		out > ra	Location	PIN_E19	Yes
7	<b>V</b>		out rb	Location	PIN_F19	Yes
8	<b>V</b>		out rc	Location	PIN_G19	Yes
9	<b>V</b>		in left	Location	PIN_AC28	Yes
10	<b>V</b>		in_ dk	Location	PIN_M23	Yes
11		< <new>&gt;</new>	< <new>&gt;</new>	< <new>&gt;</new>		

My inputs keys and output lights are following:

### Inputs:

### **Outputs:**

I was tested and was verified by my generous Mr. Tang that my hardware simulation was correct. He helped me understand this material and helped me get the correct result