

# Lab 5

Digital Design and Computer Architecture: Full Adder

Fall 2019

Paul Kim

Digital System Design

## Reference and Resources:

- [https://www.youtube.com/watch?v=isObSaq3Eg0&list=PLZax60ptwWrM9Suuj9t4ijlOE8J\\_Blirl&index=6&t=25s](https://www.youtube.com/watch?v=isObSaq3Eg0&list=PLZax60ptwWrM9Suuj9t4ijlOE8J_Blirl&index=6&t=25s)
- [https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug\\_nios2\\_custom\\_instruction.pdf](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_nios2_custom_instruction.pdf)
- <https://m.blog.naver.com/PostView.nhn?blogId=no- -&logNo=220766580401&proxyReferer=https%3A%2F%2Fwww.google.com%2F>
- <https://blog.naver.com/no- -/220766580401>
- <https://blog.csdn.net/yinghuanhuan/article/details/80079083>
- <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=163&No=529&PartNo=5>
- <https://www.renesas.com/us/en/support/technical-resources/engineer-school/mcu-01-basic-structure-operation.html>
- <http://hardwarebee.com/adding-a-cpu-to-your-fpga-design-tutorial/>

Lab Goal: Designing System on chip (SOC). Learning that one can easily design his own soft CPU or processing unit inside built in hardware that can handle any task as long as you could design the code

Lab Requirement:

- Design a calculator that can intake two inputs (0~9) and output the calculation result onto 2 seven-segment LED display
- The 2 inputs calculation must be done in the MCU not FPGA
- Use switch on the FPGA to write the data onto register of the MCU and able to read from the register of the MCU using C/C++ code
- Use LED display to show the result

My Design:


- I've used 2 four-bits inputs because the DE2-115 board has only 18 switches. I needed at least 20 switches for 2 inputs because each input is range from 0 to 9. So I've used sw[0]-sw[3] for first input and sw[4]-sw[7] for second input
- The alu operation input has 4 combinations that can be implemented in 2bits input. 00 for addition. 01 for subtraction. 10 for multiplication. 11 for division. sw[8]-sw[9] were used.
- The result LED was used to HEX[0] for first digit and HEX[1] for second digit. Each HEX required 7 bits. Therefore the total output bits were 14bits long. At beginning, I've used one 14 bits long LED output. But due to my design implementation, I had to divided to two 7 bits long LED output
- Reset button was key[0] that can be considered as equal sign. Whenever reset button is triggered, my C program inside the MCU which does the calculation, resets itself and goes back to main function. Therefore, triggering the reset button recalculates new values of the two inputs
- The default clock frequency for nios ii processor which connects all the component of the MCU (PIO, on chip memory, etc) was 50MHz. After some research the manual had signal name Clock\_50 which was exact fit for 50MHz clock input. The FPGA Pin no. was 'PIN\_Y2'
- All reading and writing and calculation and LED 7 segment decoding were done inside the MCU (c language coding).






































My mcu implementation:
















Using Quartus 18.1 Lite software:

After the creation of new project, I've used platform designer (qsys) to add mcu called 'nios2\_PK'.


Inside the mcu:



<input checked="" type="checkbox"/>		<b>clk_50</b>	Clock Source			
		clk_in	Clock Input	<b>clk</b>	<b>exported</b>	
		clk_in_reset	Reset Input	<b>reset</b>		
		clk	Clock Output	<i>Double-click to export</i>	clk_50	
		clk_reset	Reset Output	<i>Double-click to export</i>		
<input checked="" type="checkbox"/>		<b>nios2_PK</b>	Nios II Processor			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		data_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]	
		instruction_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]	
		irq	Interrupt Receiver	<i>Double-click to export</i>	[clk]	
		debug_reset_request	Reset Output	<i>Double-click to export</i>	[clk]	
		debug_mem_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_0800
		custom_instruction_m...	Custom Instruction Master	<i>Double-click to export</i>		
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_10b8
		irq	Interrupt Sender	<i>Double-click to export</i>	[clk]	
<input checked="" type="checkbox"/>		<b>onchip_memory2</b>	On-Chip Memory (RAM or ROM) Intel ...			
		clk1	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk1]	0x0001_0000
		reset1	Reset Input	<i>Double-click to export</i>	[clk1]	
<input checked="" type="checkbox"/>		<b>sysid_qsys</b>	System ID Peripheral Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		control_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_10b0
<input checked="" type="checkbox"/>		<b>input_0</b>	PIO (Parallel I/O) Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_1090
		external_connection	Conduit	<b>input_0_external_conn...</b>		
<input checked="" type="checkbox"/>		<b>input_1</b>	PIO (Parallel I/O) Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_1080
		external_connection	Conduit	<b>input_1_external_conn...</b>		

<input checked="" type="checkbox"/>		<b>LED_0</b>	PIO (Parallel I/O) Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_1070
		external_connection	Conduit	<b>led_0_external_connect...</b>		
<input checked="" type="checkbox"/>		<b>LED_10</b>	PIO (Parallel I/O) Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_1060
		external_connection	Conduit	<b>led_10_external_conne...</b>		
<input checked="" type="checkbox"/>		<b>input_op</b>	PIO (Parallel I/O) Intel FPGA IP			
		clk	Clock Input	<i>Double-click to export</i>	<b>clk_50</b>	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0002_1050
		external_connection	Conduit	<b>input_op_external_con...</b>		

After the nios ii creation, the software gave me verilog code that maps all the components of the mcu:



```
Instantiation template


You can copy the example HDL below to declare an instance of nios_PK.

HDL Language: Verilog ▾

Example HDL

nios_PK u0 (
    .clk_clk (<connected-to-clk_clk>),
    .input_0_external_connection_export (<connected-to-input_0_external_connection_export>),
    .input_1_external_connection_export (<connected-to-input_1_external_connection_export>),
    .input_op_external_connection_export (<connected-to-input_op_external_connection_export>),
    .led_0_external_connection_export (<connected-to-led_0_external_connection_export>),
    .led_10_external_connection_export (<connected-to-led_10_external_connection_export>),
    .reset_reset_n (<connected-to-reset_reset_n>)
);
```

That I can use it to connect to my top entity module:



```
1 module niosii_top
2 (output logic [6:0] LEDone, LEDten, //output LED first digit, second digit
3 input logic [3:0] input0, input1, //two 4 bits input numbers that only accepts 0~9 decimal digit //second 4bit number that that only accepts 0~9 decimal dig
4 input logic [1:0] inputop, //2 bit operation: 00 add | 01 subtract | 10 multiply | 11 divide
5 input logic clk50, reset);
6
7     nios_PK u0 (
8         .clk_clk (clk50), //
9         .reset_reset_n (reset), //
10        .input_0_external_connection_export (input0), // input_0_external_connection.export
11        .input_1_external_connection_export (input1), // input_1_external_connection.export
12        .led_0_external_connection_export (LEDone), // led_0_external_connection.export
13        .led_10_external_connection_export (LEDten), // led_10_external_connection.export
14        .input_op_external_connection_export (inputop) // input_op_external_connection.export
15    );
16
17 endmodule
18
```

### Pin planner for the FPGA:

out	LEDone[6]	Output	PIN_H22	6	B6_N0	PIN_H22	2.5 V
out	LEDone[5]	Output	PIN_J22	6	B6_N0	PIN_J22	2.5 V
out	LEDone[4]	Output	PIN_L25	6	B6_N1	PIN_L25	2.5 V
out	LEDone[3]	Output	PIN_L26	6	B6_N1	PIN_L26	2.5 V
out	LEDone[2]	Output	PIN_E17	7	B7_N2	PIN_E17	2.5 V
out	LEDone[1]	Output	PIN_F22	7	B7_N0	PIN_F22	2.5 V
out	LEDone[0]	Output	PIN_G18	7	B7_N2	PIN_G18	2.5 V
out	LEDTen[6]	Output	PIN_U24	5	B5_N0	PIN_U24	2.5 V
out	LEDTen[5]	Output	PIN_U23	5	B5_N1	PIN_U23	2.5 V
out	LEDTen[4]	Output	PIN_W25	5	B5_N1	PIN_W25	2.5 V
out	LEDTen[3]	Output	PIN_W22	5	B5_N0	PIN_W22	2.5 V
out	LEDTen[2]	Output	PIN_W21	5	B5_N1	PIN_W21	2.5 V
out	LEDTen[1]	Output	PIN_Y22	5	B5_N0	PIN_Y22	2.5 V
out	LEDTen[0]	Output	PIN_M24	6	B6_N2	PIN_M24	2.5 V
in	altera_reserved_tck	Input				PIN_P5	2.5 V (default)
in	altera_reserved_tdi	Input				PIN_P7	2.5 V (default)
out	altera_reserved_tdo	Output				PIN_P6	2.5 V (default)
in	altera_reserved_tms	Input				PIN_P8	2.5 V (default)
in	clk50	Input	PIN_Y2	2	B2_N0	PIN_Y2	2.5 V
in	input0[3]	Input	PIN_AD27	5	B5_N2	PIN_AD27	2.5 V
in	input0[2]	Input	PIN_AC27	5	B5_N2	PIN_AC27	2.5 V
in	input0[1]	Input	PIN_AC28	5	B5_N2	PIN_AC28	2.5 V
in	input0[0]	Input	PIN_AB28	5	B5_N1	PIN_AB28	2.5 V
in	input1[3]	Input	PIN_AB26	5	B5_N1	PIN_AB26	2.5 V
in	input1[2]	Input	PIN_AD26	5	B5_N2	PIN_AD26	2.5 V
in	input1[1]	Input	PIN_AC26	5	B5_N2	PIN_AC26	2.5 V
in	input1[0]	Input	PIN_AB27	5	B5_N1	PIN_AB27	2.5 V
in	inputtop[1]	Input	PIN_AB25	5	B5_N1	PIN_AB25	2.5 V
in	inputtop[0]	Input	PIN_AC25	5	B5_N2	PIN_AC25	2.5 V
in	reset	Input	PIN_M23	6	B6_N2	PIN_M23	2.5 V
<<new node>>							

The FPGA board must be programmed and be running before I've started to implement my code for the mcu:

☐ Enable real-time ISP to allow background programming when available

File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check
output_files/lab6_time...	EP4CE115F29	007F9AF1	007F9AF1	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start

Stop

Auto Detect

Delete

Add File...

Change File...

Save File

Add Device...

Up

Down

TDI

TDO

EP4CE115F29



Difficulty for implementing MCU:

I had a lot of difficulty because it was my first time using qsys and even making a SOC system. I've also wasted a lot of time for misunderstanding error message such as:


```
170048 Selected device has 432 RAM location(s) of type M9K. However, the current design needs more than 432 to successfully fit
171000 Can't fit design in device
Quartus Prime Fitter was unsuccessful. 2 errors, 9 warnings
293001 Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings
```

I've thought this message was telling me that my mcu on chip total memory was too small. But it was saying that the chip total memory was too big instead. And whenever I've kept increasing the memory, the qsys compilation took a long time I've tested upto  $2^{26}$  bytes (67108864 bytes) which took me more than 2 hours so I've later quit and found that the total memory should be smaller instead.

There was other software difficulties as well.


C code implementation:

I've used the Hello world template that was given by the eclipsed which automatically setup my workspace that had all the libraries that I needed for my c code:



From there, I've tried to learn how to read and write mcu's register by implementing and testing every decimal numbers:

```
Project Run Nios II Window Help
hello_world.c system.h
1
2 #include <stdio.h>
3 #include "system.h"
4 #include "altera_avalon_pio_regs.h"
5 int main()
6 {
7     printf("Hello from Nios II!\n");
8     while(1)
9     {
10         IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, 64);
11         IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, 121);
12     }
13     return 0;
14 }
15
```







```
Nios II Window Help
hello_world.c system.h
1
2 #include <stdio.h>
3 #include "system.h"
4 #include "altera_avalon_pio_regs.h"
5 int main()
6 {
7     printf("Hello from Nios II!\n");
8     while(1)
9     {
10         IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, 36);
11         IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, 48);
12     }
13     return 0;
14 }
15
```




```
Window Help
hello_world.c system.h
1
2 #include <stdio.h>
3 #include "system.h"
4 #include "altera_avalon_pio_regs.h"
5 int main()
6 {
7     printf("Hello from Nios II!\n");
8     while(1)
9     {
10         IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, 25);
11         IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, 18);
12     }
13     return 0;
14 }
15
```








```
Nios II Window Help
hello_world.c system.h
1
2 #include <stdio.h>
3 #include "system.h"
4 #include "altera_avalon_pio_regs.h"
5 int main()
6 {
7     printf("Hello from Nios II!\n");
8     while(1)
9     {
10         IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, 0);
11         IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, 16);
12     }
13     return 0;
14 }
15
```



```
g++ Window Help
hello_world.c system.h cat_PK.c
1
2 #include <stdio.h>
3 #include <unistd.h>
4 #include "system.h"
5 #include "altera_avalon_pio_regs.h"
6 int main()
7 {
8     int in, out;
9     printf("Hello from Nios II!\n");
10    while(1)
11    {
12        IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, 121);
13        in = IORD_ALTERA_AVALON_PIO_DATA(LED_0_BASE);
14        out = in;
15        IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, out);
16        //printf("first input is: %d\n", IORD_ALTERA_AVALON_PIO_DATA(LED_0_BASE));
17    }
18    return 0;
19 }
20
```



Once I've figured register read and write implementation, adding the calculation algorithm was easy.

Hello\_world.c:

hello\_world.c

```
1
2 #include <stdio.h>
3 #include <unistd.h>
4 #include "system.h"
5 #include "altera_avalon_pio_regs.h"
6 int main()
7 {
8     IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, 64);
9     IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, 64);
10    int in0, in1, inalu; //inputs
11    int out0, out10; //outputs
12    int result, result0, result10; //calculation result
13    printf("Hello from Nios II!\n");
14    //retriving input0, input1, inputop
15    in0 = IORD_ALTERA_AVALON_PIO_DATA(INPUT_0_BASE);
16    //any input greater than 9 is 9
17    if (in0 > 9) {
18        in0 = 9;
19    }
20    else {}
21    in1 = IORD_ALTERA_AVALON_PIO_DATA(INPUT_1_BASE);
22    //any input greater than 9 is 9
23    if (in1 > 9) {
24        in1 = 9;
25    }
26    else {}
27    inalu = IORD_ALTERA_AVALON_PIO_DATA(INPUT_OP_BASE);
28
29    //calculation
30    switch (inalu)
31    {
32        case 0: //add
33            result = in0 + in1;
34            break;
35        case 1: //subtract
36            result = in0 - in1;
37            break;
38        case 2: //multiply
39            result = in0 * in1;
40            break;
41        case 3: //divide
42            result = in0 / in1;
43            break;
44        default:
45            break;
46    }
47
48    result0 = result % 10; //result one decimal integer
49    result10 = result / 10; //result ten decimal integer
50
```



```
50
51 //decoding one decimal digit of the calculation into seven segment integer
52 switch (result0)
53 {
54     case 0:
55         out0 = 64;
56         break;
57     case 1:
58         out0 = 121;
59         break;
60     case 2:
61         out0 = 36;
62         break;
63     case 3:
64         out0 = 48;
65         break;
66     case 4:
67         out0 = 25;
68         break;
69     case 5:
70         out0 = 18;
71         break;
72     case 6:
73         out0 = 2;
74         break;
75     case 7:
76         out0 = 120;
77         break;
78     case 8:
79         out0 = 0;
80         break;
81     // anything greater than and equal to 9 is 9 seven segment decoded integ
82     default:
83         out0 = 16;
84 }
```

```

85
86     switch (result10)
87     {
88         case 0:
89             out10 = 64;
90             break;
91         case 1:
92             out10 = 121;
93             break;
94         case 2:
95             out10 = 36;
96             break;
97         case 3:
98             out10 = 48;
99             break;
100        case 4:
101            out10 = 25;
102            break;
103        case 5:
104            out10 = 18;
105            break;
106        case 6:
107            out10 = 2;
108            break;
109        case 7:
110            out10 = 120;
111            break;
112        case 8:
113            out10 = 0;
114            break;
115        // anything greater than and equal to 9 is 9 seven segment decoded integ
116        default:
117            out10 = 16;
118    }
119
120    IOWR_ALTERA_AVALON_PIO_DATA(LED_0_BASE, out0);
121    IOWR_ALTERA_AVALON_PIO_DATA(LED_10_BASE, out10);
122
123    return 0;
124 }
125

```

Few key marks of my codes:

- Any input greater than 9 was changed to 9
- LED seven segment decoded by using:

```

case (result)
4'b0000: LEDPin=7'b1000000; // 0 -> 64
4'b0001: LEDPin=7'b1111001; // 1 -> 121
4'b0010: LEDPin=7'b0100100; // 2 -> 36
4'b0011: LEDPin=7'b0110000; // 3 -> 48
4'b0100: LEDPin=7'b0011001; // 4 -> 25
4'b0101: LEDPin=7'b0010010; // 5 -> 18
4'b0110: LEDPin=7'b0000010; // 6 -> 2
4'b0111: LEDPin=7'b1111000; // 7 -> 120
4'b1000: LEDPin=7'b0000000; // 8 -> 0
4'b1001: LEDPin=7'b0010000; // 9 -> 16;
endcase

```

My system was tested and verified my system by my generous TA Xianglong Feng at 12/12/2019