# SystemVerilog Testbench

**DSD F2019** 

### What is it?

 A test bench is an environment (also some SystemVerilog codes) used to verify the correctness or soundness of a design or model.

Another way to do the simulation.

In a word, write some SystemVerilog codes to do the simulation.

### Why is it?

Can run and verify the results automatically.

 For complicated designs, it will take too long to create the input waveforms to test all the cases.

It is required for Lab 4 Simulation.

#### How to write it?

• The module to be tested is called Device Under Test (DUT). It may also be called as Unit Under Test (UUT).

Not Synthesizable

- Three Types
  - Simple
  - Self-checking
  - Self-checking with testvectors

### Testbench Example

Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{b}\overline{c} + a\overline{b}$$

### Simple Testbench

```
b = 1; c = 0; #10;
module testbench1();
  logic a, b, c;
                                         c = 1; #10;
  logic y;
                                         a = 1; b = 0; c = 0; #10;
  // instantiate device under test
                                         c = 1; #10;
  sillyfunction dut(a, b, c, y);
                                         b = 1; c = 0; #10;
  // apply inputs one at a time
                                         c = 1; #10;
  initial begin
                                      end
    a = 0; b = 0; c = 0; #10;
                                    endmodule
    c = 1; #10;
```

## Self-checking Testbench

```
module testbench2();
                                                  if (y !== 0) $display("011 failed.");
  logic a, b, c;
                                                  a = 1; b = 0; c = 0; #10;
  logic y;
                                                  if (y !== 1) $display("100 failed.");
  sillyfunction dut(a, b, c, y); //
                                                  c = 1; #10;
instantiate dut
                                                  if (y !== 1) $display("101 failed.");
  initial begin // apply inputs, check
results one at a time
                                                  b = 1; c = 0; #10;
     a = 0; b = 0; c = 0; #10;
                                                  if (y !== 0) $display("110 failed.");
      if (y !== 1) $display("000 failed.");
                                                  c = 1; #10;
     c = 1; #10;
                                                  if (y !== 0) $display("111 failed.");
      if (y !== 0) $display("001 failed.");
                                               end
     b = 1; c = 0; #10;
                                             endmodule
      if (y !== 0) $display("010 failed.");
                                                       $display("..."); will display
     c = 1; #10;
                                                       msg inside bouble quotes
```

### Self-checking testbench with testvectors


- Testvector file
  - inputs and expected outputs

- Testbench
  - Generate clock for assigning inputs, reading outputs
  - Read testvectors file into array
  - Assign inputs, expected outputs
  - Compare outputs with expected outputs and report errors

### Self-checking testbench with testvectors

#### Testbench Clock

- Assign inputs @ posedge of clk
- Compare outputs with expected outputs @ negedge of clk



### Testvector example

- Create a file called example.txt
- Contains vectors line by line, in the format of abc\_yexpected

```
000 1
001 0
010 0
011 0
100 1
101 1
110 0
111 0
```

### 1. Generate Clock

```
module testbench3();
 logic clk, reset;
 logic a, b, c, yexpected;
 logic
         у;
 logic [31:0] vectornum, errors; // bookkeeping variables
 logic [3:0] testvectors[10000:0]; // array of testvectors
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
 // generate clock
 always // no sensitivity list, so it always executes
 begin
     clk = 1; #5; clk = 0; #5;
 end
```

### 2. Read testvectors into an array

```
// at start of test, load vectors and pulse reset
 initial
begin
    $readmemb("example.txt", testvectors);
    vectornum = 0; errors = 0;
    reset = 1; \#27; reset = 0;
end
// Note: $readmemh reads testvector files written in
// hexadecimal
```

### 3. Assign inputs & expected outputs

```
// apply test vectors @ posedge of clk
always @(posedge clk)
begin
  #1; {a, b, c, yexpected} = testvectors[vectornum];
end
```


### 4. Compare with Expected Outputs

```
// check results on falling edge of clk
   always @(negedge clk)
if (~reset) begin // skip during reset
    if (y !== yexpected) begin
    $display("Error: inputs = %b", {a, b, c});
    $display(" outputs = %b (%b expected)", y, yexpected);
    errors = errors + 1;
    end
// Note: to print in hexadecimal, use %h. For example,
       display("Error: inputs = %h", {a, b, c});
```

### 4. Compare with Expected Outputs


```
// increment array index and read next testvector
    vectornum = vectornum + 1;
    if (testvectors[vectornum] === 4'bx) begin
        $display("%d tests completed with %d errors",
               vectornum, errors);
    $finish;
    end
end
endmodule
// ===  and !==  can compare values that are 1, 0, x, or z.
```

First, we create a project named "tbdemo" and its top-level design entity is called "sillyfunction" using New Project Wizard.



Create sillyfunction.sv and copy & paste the codes.

Then compile it to make sure you do this correctly.



It is a good practice to include the testbench module in the DUT.

So we copy & paste the codes *testbench2* module under *sillyfunction*, and rename it to *sillyfunction* TB.

Make everything compiled successfully.


```
sillyfunction.sv
                                                      Compilation Report - sillyfunction
                             output logic v);
        assign v = ~b & ~c | a & ~b;
       endmodule
      module sillyfunction TB();
        logic a, b, c;
        logic v:
        sillyfunction dut(a, b, c, y); // instantiate dut
        initial begin // apply inputs, check results one at a time
         a = 0: b = 0: c = 0: #10:
         if (v !== 1) $display("000 failed.");
          if (v !== 0) $display("001 failed.");
             1; c = 0; #10;
             (y !== 0) $display("010 failed.");
18
             (y !== 0) $display("011 failed.");
19
              1: b = 0: c = 0: #10:
         if (v !== 1) $display("100 failed.");
             (y !== 1) $display("101 failed.");
         b = 1; c = 0; #10;
            (v !== 0) $display("110 failed.");
26
         if (y !== 0) $display("111 failed.");
27
        end
28
       endmodule
29
```

Testbench module is not Synthesizable. To simulate DUT, we have to use Altera-ModelSim. To open it, choose Tools -> Run Simulation Tool -> RTL Simulation.


Make sure you have everything compiled successfully before you open it.




Expand work. Right click sillyfunction\_TB, then click Simulate.



Choose all the *Objects* you want to simulate, and then right click them, choose *Add Wave*.



Click *Run* button to start simulation. *Zoom in* to see your waves. *100ps* means the simulator will run *100ps* everytime you click the *Run* button.




Messages sent by \$display will be shown in the Transcript window.

```
«» .
Library X Sim X
Transcript
 # Errors: 0, Warnings: 0
ModelSim > vsim work.sillyfunction TB
# vsim -gui "+altera" -1 msim transcript -do "sillyfunction run msim rtl verilog.do"
 # Start time: 15:59:42 on Nov 13,2019
 # Loading sv std.std
# Loading work.sillyfunction TB
# Loading work.sillyfunction
add wave -position insertpoint \
sim:/sillyfunction TB/a \
sim:/sillyfunction TB/b \
Dim:/sillyfunction TB/c \
sim:/sillyfunction TB/y
 VSIM 4> run
  000 failed.
VSIM 5>
Now: 100 ps Delta: 0
                              sim:/sillyfunction_TB
```

For the testbench with testvectors, you have to create your textvector file called example.txt and then copy & paste the file to \$your\_project\_directory\$\simulation\modelsim.

In this project, it is C:\altera\14.1\tbdemo\simulation\modelsim

A simulation example of testbench with testvectors.



#### Simulation of Lab 4

MUST use testbench to do the simulation, test all the cases.

Choose the type of testbench you want, but if you use a more difficult version
of testbench (difficulty: Simple < Self-checking < Self-checking with
testvectors), you will get higher grades of your simulation report.</li>

#### References

Textbook, Chapter 4.9 (Also check the corresponding slides)

https://class.ece.uw.edu/271/peckol/doc/DE1-SoC-Board-Tutorials/ModelsimTutorials/QuartusII-Testbench-Tutorial.pdf