```
; Pulse.s
; Routine for creating a pulse train using interrupts
; This uses Channel 0, and a 1MHz Timer Clock (_TAPR = 15 )
; Uses Timer0A to create pulse train on PF2

;Nested Vector Interrupt Controller registers
NVIC_EN0_INT19      EQU 0x00080000 ; Interrupt 19 enable
NVIC_EN0            EQU 0xE000E100 ; IRQ 0 to 31 Set Enable Register
NVIC_PRI4           EQU 0xE000E410 ; IRQ 16 to 19 Priority Register

; 16/32 Timer Registers
TIMER0_CFG          EQU 0x40030000
TIMER0_TAMR         EQU 0x40030004
TIMER0_CTL          EQU 0x4003000C
TIMER0_IMR          EQU 0x40030018
TIMER0_RIS          EQU 0x4003001C ; Timer Interrupt Status
TIMER0_ICR          EQU 0x40030024 ; Timer Interrupt Clear
TIMER0_TAILR        EQU 0x40030028 ; Timer interval
TIMER0_TAPR         EQU 0x40030038
TIMER0_TAR          EQU 0x40030048 ; Timer register

;GPIO Registers
GPIO_PORTF_DATA     EQU 0x40025010 ; Access BIT2
GPIO_PORTF_DIR      EQU 0x40025400 ; Port Direction
GPIO_PORTF_AFSEL    EQU 0x40025420 ; Alt Function enable
GPIO_PORTF_DEN      EQU 0x4002551C ; Digital Enable
GPIO_PORTF_AMSEL    EQU 0x40025528 ; Analog enable
GPIO_PORTF_PCTL     EQU 0x4002552C ; Alternate Functions
GPIO_PORTF_LOCK     EQU 0x40025520
GPIO_PORTF_COMMIT   EQU 0x40025524

;System Registers
SYSCTL_RCGCGPIO     EQU 0x400FE608 ; GPIO Gate Control
SYSCTL_RCGCTIMER    EQU 0x400FE604 ; GPTM Gate Control

;-----------------------------------------------------
LOW                 EQU 0x00000028  ; 40 us low
HIGH                EQU 0x0000000A  ; 10 us high
;-----------------------------------------------------

            AREA    routines, CODE, READONLY
            THUMB
            EXPORT  My_Timer0A_Handler
            EXPORT  PULSE_INIT

;-----------------------------------------------------
My_Timer0A_Handler  PROC
                    LDR R1, =TIMER0_TAILR
                    LDR R2,[R1]

                    CMP R2,#LOW
                    BEQ dusuk

                    LDR R2,=LOW
                    STR R2,[R1]
                    LDR R1,=GPIO_PORTF_DATA
                    MOV R2,#0x0
                    STR R2,[R1]
                    B   bitis

dusuk               LDR R2,=HIGH
                    STR R2,[R1]
                    LDR R1,=GPIO_PORTF_DATA
                    MOV R2,#0x04
                    STR R2,[R1]

bitis               LDR R1,=TIMER0_ICR
                    MOV R2,#0x01
                    STR R2,[R1]

                    BX  LR
                    ENDP
;-----------------------------------------------------

PULSE_INIT  PROC
            LDR R1, =SYSCTL_RCGCGPIO ; start GPIO clock
            LDR R0, [R1]
```

```
78              ORR R0, R0, #0x20 ; set bit 5 for port F
79              STR R0, [R1]
80              NOP ; allow clock to settle
81              NOP
82              NOP
83              LDR R1, =GPIO_PORTF_DIR ; set direction of PF2
84              LDR R0, [R1]
85              ORR R0, R0, #0x04 ; set bit2 for output
86              STR R0, [R1]
87              LDR R1, =GPIO_PORTF_AFSEL ; regular port function
88              LDR R0, [R1]
89              BIC R0, R0, #0x04
90              STR R0, [R1]
91              LDR R1, =GPIO_PORTF_PCTL ; no alternate function
92              LDR R0, [R1]
93              BIC R0, R0, #0x00000F00
94              STR R0, [R1]
95              LDR R1, =GPIO_PORTF_AMSEL ; disable analog
96              MOV R0, #0
97              STR R0, [R1]
98              LDR R1, =GPIO_PORTF_DEN ; enable port digital
99              LDR R0, [R1]
100             ORR R0, R0, #0x04
101             STR R0, [R1]
102             LDR R1,=GPIO_PORTF_LOCK
103             LDR R0,=0x4C4F434B
104             STR R0,[R1]
105             LDR R1,=GPIO_PORTF_COMMIT
106             LDR R0,[R1]
107             ORR R0,#0x01
108             STR R0,[R1]
109
110             LDR R1, =SYSCTL_RCGCTIMER ; Start Timer0
111             LDR R2, [R1]
112             ORR R2, R2, #0x01
113             STR R2, [R1]
114             NOP ; allow clock to settle
115             NOP
116             NOP
117             LDR R1, =TIMER0_CTL ; disable timer during setup
118             LDR R2, [R1]
119             BIC R2, R2, #0x01
120             STR R2, [R1]
121             LDR R1, =TIMER0_CFG ; set 16 bit mode
122             MOV R2, #0x04
123             STR R2, [R1]
124             LDR R1, =TIMER0_TAMR
125             MOV R2, #0x02 ; set to periodic, count down
126             STR R2, [R1]
127             LDR R1, =TIMER0_TAILR ; initialize match clocks
128             LDR R2, =LOW
129             STR R2, [R1]
130             LDR R1, =TIMER0_TAPR
131             MOV R2, #15 ; divide clock by 16 to
132             STR R2, [R1] ; get 1us clocks
133             LDR R1, =TIMER0_IMR ; enable timeout interrupt
134             MOV R2, #0x01
135             STR R2, [R1]
136 ; Configure interrupt priorities
137 ; Timer0A is interrupt #19.
138 ; Interrupts 16-19 are handled by NVIC register PRI4.
139 ; Interrupt 19 is controlled by bits 31:29 of PRI4.
140 ; set NVIC interrupt 19 to priority 2
141             LDR R1, =NVIC_PRI4
142             LDR R2, [R1]
143             AND R2, R2, #0x00FFFFFF ; clear interrupt 19 priority
144             ORR R2, R2, #0x40000000 ; set interrupt 19 priority to 2
145             STR R2, [R1]
146 ; NVIC has to be enabled
147 ; Interrupts 0-31 are handled by NVIC register EN0
148 ; Interrupt 19 is controlled by bit 19
149 ; enable interrupt 19 in NVIC
150             LDR R1, =NVIC_EN0
151             MOVT R2, #0x08 ; set bit 19 to enable interrupt 19
152             STR R2, [R1]
153 ; Enable timer
154             LDR R1, =TIMER0_CTL
```

```
155                 LDR R2, [R1]
156                 ORR R2, R2, #0x03 ; set bit0 to enable
157                 STR R2, [R1] ; and bit 1 to stall on debug
158                 BX LR ; return
159                 ENDP
160                 END
```