```
; Pulse.s
     ; Routine for creating a pulse train using interrupts
     ; This uses Channel O, and a 1MHz Timer Clock ( TAPR = 15 )
     ; Uses TimerOA to create pulse train on PF2
    ; Nested Vector Interrupt Controller registers
 7
    NVIC_EN0
NVIC_PRI4
 8
                           EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
 9
                          EQU 0xE000E410 ; IRQ 16 to 19 Priority Register
10
11
    ; 16/32 Timer Registers
                  EQU 0x40030000
EQU 0x40030004
EQU 0x4003000C
EQU 0x40030018
12
    TIMERO_CFG
    TIMERO_TAMR
TIMERO_CTL
13
14
    TIMERO IMR
15
    TIMERO RIS
                         EQU 0x4003001C; Timer Interrupt Status
16
                     EQU 0x40030024; Timer Interrupt Clear EQU 0x40030028; Timer interval EQU 0x40030038
17
    TIMERO ICR
     TIMERO_TAILR
18
    TIMERO_TAPR
TIMERO_TAR
19
                          EQU 0x40030038
                         EQU 0x40030048; Timer register
20
21
22
    ;GPIO Registers
23
    GPIO_PORTF_DATA
                         EQU 0x40025010 ; Access BIT2
    GPIO_PORTF_DIR EQU 0x40025400; Port Direction
GPIO_PORTF_AFSEL EQU 0x40025420; Alt Function enable
GPIO_PORTF_DEN EQU 0x4002551C; Digital Enable
24
25
26
    GPIO PORTF AMSEL EQU 0x40025528; Analog enable
27
                         EQU 0x4002552C ; Alternate Functions
    GPIO_PORTF_PCTL
28
29
    GPIO_PORTF_LOCK
                          EQU 0x40025520
    GPIO_PORTF_COMMIT EQU 0x40025524
30
31
    ;System Registers
32
33
    SYSCTL_RCGCGPIO
                         EQU 0x400FE608 ; GPIO Gate Control
34
    SYSCTL_RCGCTIMER
                        EQU 0x400FE604 ; GPTM Gate Control
35
36
                         EQU 0x00000028 ; 40 us low
37
    LOW
                         EQU 0x0000000A ; 10 us high
38
39
40
41
                  AREA
                          routines, CODE, READONLY
                  THUMB
42
                  EXPORT My TimerOA Handler
44
                  EXPORT PULSE INIT
45
46
     My_TimerOA_Handler PROC
47
                          LDR R1, =TIMERO_TAILR
48
                           LDR R2, [R1]
50
51
                           CMP R2, #LOW
52
                           BEQ dusuk
53
                           LDR R2,=LOW
55
                           STR R2, [R1]
56
                           LDR R1, =GPIO_PORTF_DATA
57
                           MOV R2, \#0x0
58
                           STR R2, [R1]
59
                           B bitis
61
    dusuk
                           LDR R2, =HIGH
62
                           STR R2, [R1]
63
                           LDR R1, =GPIO PORTF DATA
                           MOV R2, \#0x04
64
65
                           STR R2, [R1]
66
67
                           LDR R1, =TIMER0_ICR
    bitis
68
                           MOV R2, \#0x01
69
                           STR R2, [R1]
70
71
                           BX LR
72
                           ENDP
73
74
75
     PULSE INIT PROC
76
                  LDR R1, =SYSCTL RCGCGPIO; start GPIO clock
77
                  LDR R0, [R1]
```

D:\OKUL\4-1\447 LAB\EXP-4\preq\Pulse.s

```
78
                   ORR R0, R0, \#0x20; set bit 5 for port F
 79
                   STR R0, [R1]
 80
                   NOP; allow clock to settle
 81
                   NOP
 83
                   LDR R1, =GPIO_PORTF_DIR ; set direction of PF2
                  LDR R0, [R1] ORR R0, R0, \#0\times04; set bit2 for output
 84
 85
                   STR R0, [R1]
 86
 87
                   LDR R1, =GPIO PORTF AFSEL; regular port function
 88
                   LDR R0, [R1]
 89
                   BIC R0, R0, \#0\times04
 90
                   STR R0, [R1]
 91
                   LDR R1, =GPIO PORTF PCTL; no alternate function
                   LDR R0, [R1]
 92
                   BIC RO, RO, #0x00000F00
 93
 94
                   STR R0, [R1]
 95
                   LDR R1, =GPIO_PORTF_AMSEL ; disable analog
 96
                   MOV R0, #0
 97
                   STR R0, [R1]
 98
                   LDR R1, =GPIO_PORTF_DEN ; enable port digital
 99
                   LDR R0, [R1]
100
                   ORR R0, R0, \#0x04
101
                   STR R0, [R1]
102
                   LDR R1, =GPIO PORTF LOCK
103
                  LDR R0, =0 \times 4C4F434B
                   STR R0, [R1]
105
                   LDR R1, =GPIO PORTF COMMIT
106
                   LDR R0, [R1]
107
                   ORR R0, #0x01
108
                   STR R0, [R1]
109
110
                  LDR R1, =SYSCTL_RCGCTIMER; Start Timer0
                   LDR R2, [R1]
111
112
                   ORR R2, R2, \#0x01
113
                   STR R2, [R1]
114
                   \ensuremath{\mathsf{NOP}} ; allow clock to settle
115
                   NOP
116
                  NOP
                  LDR R1, =TIMERO_CTL; disable timer during setup
117
118
                   LDR R2, [R1]
                   BIC R2, R2, #0x01
119
120
                  STR R2, [R1]
121
                  LDR R1, =TIMERO_CFG; set 16 bit mode
                  MOV R2, \#0x04
122
                   STR R2, [R1]
                  LDR R1, =TIMER0 TAMR
124
                  MOV R2, \#0x02; set to periodic, count down
125
126
                   STR R2, [R1]
127
                  LDR R1, =TIMERO_TAILR ; initialize match clocks
                   LDR R2, =LOW
128
129
                   STR R2, [R1]
                   LDR R1, =TIMER0_TAPR
130
                  MOV R2, \#15; divide clock by 16 to
131
132
                   STR R2, [R1] ; get lus clocks
                   LDR R1, =TIMER0_IMR ; enable timeout interrupt
133
                   MOV R2, \#0x01
134
135
                   STR R2, [R1]
136
     ; Configure interrupt priorities
137
     ; TimerOA is interrupt #19.
138
     ; Interrupts 16-19 are handled by NVIC register PRI4.
139
      ; Interrupt 19 is controlled by bits 31:29 of PRI4.
140
      ; set NVIC interrupt 19 to priority 2
                   LDR R1, =NVIC_PRI4
141
142
                   LDR R2, [R1]
143
                   AND R2, R2, #0x00FFFFFF ; clear interrupt 19 priority
                   ORR R2, R2, \#0x40000000; set interrupt 19 priority to 2
144
145
                   STR R2, [R1]
146
      ; NVIC has to be enabled
      ; Interrupts 0-31 are handled by NVIC register ENO
147
148
     ; Interrupt 19 is controlled by bit 19
149
      ; enable interrupt 19 in NVIC
                   LDR R1, =NVIC_EN0
150
1.51
                   MOVT R2, \#0x08; set bit 19 to enable interrupt 19
                   STR R2, [R1]
152
      ; Enable timer
154
                  LDR R1, =TIMER0 CTL
```

D:\OKUL\4-1\447 LAB\EXP-4\preq\Pulse.s

155	LDR R2, [R1]
156	ORR R2, R2, $\#0x03$; set bit0 to enable
157	STR R2, [R1] ; and bit 1 to stall on debug
158	BX LR ; return
159	ENDP
160	END