

Pixel Output
512x384 + border
640x480 @60Hz


Canned Bytes

Sheet: /Pixel Output/
File: PixelOutput.sch


Title: Zalt TTL VGA

Size: A4 Date: 2020-02-09
KiCad E.D.A. kicad (5.1.0)-1

Rev: 0.1
Id: 3/8



Sheet: /Video Modes/ File: VideoModes.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0)-1		Id: 4/8



Sheet: /Pixel Address Counter/
File: PixelAddressCounter.sch

Title:


Size: A4

Date:

KiCad E.D.A. kicad (5.1.0)-1

Rev:


Id: 5/8



Z80 interfaces through a 4k Memory Page.
The location (bit address) of this memory page is determined by the Bus Decoder.

The Control Register provides the upper 6 bits A12..A17 of the
VRAM address and can only be changed through an IO write.
The IO address (A0-A7) is also determined by the Bus Decoder.

Sheet: /Bus Interface/ File: BusInterface.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0)-1		Id: 6/8



Sheet: /Video Memory VRAM/
File: VideoMemory.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.1.0)-1

Date:

Rev:

Id: 7/8



Sheet: /New Bus Decoder/ File: NewBusDecoder.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0)-1		Id: 8/8