


This module connects the CPU bus to the VRAM bus when the  $\overline{\text{BusEnable}}$  signal is active. Will probably add the ability for the VGA adapter to issue an IM2 (vector) interrupt to CPU when it is allowed access. ──DVideoAddress CPU (IO) Address BusAddressD-U? +5٧ 74LS245 🔥 Enable CPU access to the VRAM bus BusEnableD B0 A0 MA1 17 A1 B1 Α1 MA2 16 A2 B2 Active when the IO Address is dectected for writing to the register to set the VRAM Bank (4k) 15 B3 MA3 Α3 A3 MA4 14 B4 6 A4 Α4 BusAddressHiStrobeD MA5 13 B5 7 A5 A5 12 B6 MA6 8 A6 A6 MA7 11 B7 9 A7 CPU Data Bus S CE <u> 19</u> BusDataD-의 U? U? (LNPD +57 +57 +5V 74LS374 A 74LS245 74LS245 🔥 BD0 18 B0 BD0 3 D0 18 B0 MA8 A8 A12 DO 00 2 A0 A0 MA9 17 B1 BD1 4 D1 BD1 17 B1 5 A13 3 A9 D1 01 A1 A1 BD2 16 B2 MA10 16 BD2 7 6 A14 4 A10 D2 D2 02 В2 A2 A2 BD3 8 D3 BD3 15 B3 MA11 15 9 A15 5 A11 D3 03 А3 В3 Α3 BD4 13 D4 BD4 14 B4 12 A16 D4 A4 A5 6 × 04 A4 BD5 13 B5 BD5 14 D5 15 A17 13 D5 05 B5 A5 16 × 12 B6 8 × BD6 12 B6 BD6 17 D6 D6 06 A6 A6 9 × BD7 18 19 🗙 11 BD7 11 D7 D7 07 Α7 Α7 QA->B <u>√19</u> <u> 19</u> CE 10 GND GND GND Z80 interfaces through a 4k Memory Page. The location (bit address) of this memory page is determined by the Bus Decoder. The Control Register provides the upper 6 bits A12..A17 of the VRAM address and can only be changed through an 10 write. The 10 address (A0-A7) is also determined by the Bus Decoder. Sheet: /Bus Interface/ File: BusInterface.sch Title: Size: A4 Date: Rev: KiCad E.D.A. kicad (5.1.0)-1 ld: 6/8



This module decodes IO addresses for the Z80 CPU to access various parts of the VGA adapter. VRAM banks (4k)Video ModesColor Palette VRAM bank register strobe DBusAddressHiStrobe CPU interface BusAddress⊳ VGA video is active TODO DVideoEnable BusCtrlD CPU access to the Video Memort Bus DBusEnable TODO: CPU access to the content of the Pallete Pallette Register for selecting an active color pallete. PalleteRegStrobe BusData⊳ □ScrollRegLoStrobe Low and High address of the scroll register strobe. Value loaded when the line counters reset. ⊳ScrollRegHiStrobe **D**Settings Signals that control VGA behavior —Video Mode Sheet: /New Bus Decoder/ File: NewBusDecoder.sch Title: Size: A4 Date: Rev: KiCad E.D.A. kicad (5.1.0)-1 ld: 8/8