

MCU / SPI control input




3V3 distribution, pullups, and 4-wire mode




R12/R13 set BS0=0 and BS1=0 for 4-wire SPI.


Panel FPC and MF-1750 signals




HV boost and negative gate pump




Panel-side caps, references, and flying capacitors



VPC positive pump



Bring-up and reserved test pads



Reference source: MF-1750/M009F-T specification page 10 reference circuit.

J1 pin4 SL_CSB is linked to CSB by R15; remove R15 and fit R16 for independent CS2.

Functional blocks now group and wire local nodes; net labels are reserved for cross-block interfaces.

Default bus mode: BS0=0 and BS1=0 through R12/R13 for 4-wire SPI with D/C.

Diode polarity is assigned in BOM notes; match footprint pin A/K to those notes before PCB layout.

Reserved FPC pins are routed only to isolated single test pads; pin1 NC is explicitly no-connect.

Production prototype — MF-1750 A1 reference circuit

Sheet: /

File: mf1750_production_v1.kicad_sch

Title: MF-1750 / M009F-T Cascade Driver Rev A1

Size: A2	Date:	**Rev:**
KiCad E.D.A. 10.0.3		Id: 1/1