

STN2120

Multiprotocol OBD to UART Interpreter Datasheet

Table of Contents

1.0	Overview	3
2.0	Feature Highlights	3
3.0	Typical Applications	3
4.0	Pinout	4
4.1	Pinout Summary	5
4.2	Detailed Pin Descriptions	7
5.0	Guidelines for Getting Started with STN2120	10
5.1	Basic Connection Requirements	10
5.2	Decoupling Capacitors	10
5.2.1	Tank Capacitors	10
5.3	AVDD and AVSS Pins	10
5.4	Internal Voltage Regulator Filter Capacitor	10
5.5	Device Reset Pin	10
5.6	Oscillator Pins	11
5.7	NVM Reset Input	11
5.8	Open Drain Outputs	11
5.9	Unused Inputs and Unused Open Drain Outputs	11
6.0	Reference Schematics	12
6.1	Recommended Minimum Connection	12
6.2	Typical Configuration	13
7.0	Electrical Characteristics	19
7.1	Absolute Maximum Ratings	19
7.2	Electrical Characteristics	19
8.0	Packaging Diagrams and Parameters	22
8.1	QFN (ML) Package	22
8.2	QFN (ML) Land Pattern	23
9.0	Ordering Information	24
Appendix A:	Revision History	25
Appendix B:	Contact Information	25

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your OBD Solutions products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please visit our web site at <http://www.obdsol.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., STN2120DSA is version A of document STN2120DS).

All rights Reserved. Copyright © 2015 OBD Solutions

Every effort is made to verify the accuracy of information provided in this document, but no representation or warranty can be given and no liability assumed by OBD Solutions with respect to the accuracy and/or use of any products or information described in this document. OBD Solutions will not be responsible for any patent infringements arising from the use of these products or information, and does not authorize or warrant the use of any OBD Solutions product in life support devices and/or systems. OBD Solutions reserves the right to make changes to the device(s) described in the document in order to improve reliability, function, or design.

1.0 Overview

This datasheet summarizes the features of the STN2120 device. It is not intended as a comprehensive reference source. To complement the information in this datasheet refer to the “**STN1100 Family Reference and Programming Manual**”. Please see the OBD Solutions website (www.obdsol.com) for the latest version of the STN1100 Family Reference Manual.

The STN2120 is an OBD to UART interpreter IC designed to provide bi-directional half-duplex communication with the vehicle's On-Board Diagnostic system (OBD-II). It supports all legislated OBD-II protocols, as well as two proprietary networks: GM Single Wire CAN (GMLAN), and Ford Medium Speed CAN (MS CAN).

A wealth of information can be obtained by tapping into the OBD bus, including the status of the malfunction indicator light (MIL), diagnostic trouble

codes (DTCs), inspection and maintenance (I/M) information, freeze frames, VIN, hundreds of real-time parameters, and more.

The STN2120 is fully compatible with the *de facto* industry standard ELM327 command set. Based on a 16-bit processor core, the STN2120 offers more features and better performance than any other ELM327 compatible IC.

2.0 Feature Highlights

- **Stable, field-tested firmware**
- Fully **compatible with the ELM327** AT command set
- Fully **backwards compatible with the STN1110** command set
- **Extended ST command set**
- **UART interface** (baud rates from 62 bps to 8 Mbps¹)
- Secure **bootloader** for easy firmware updates
- Support for **all legislated OBD-II protocols**:
 - ISO 15765-4 (CAN)
 - ISO 14230-4 (Keyword Protocol 2000)
 - ISO 9141-2 (Asian, European, Chrysler vehicles)
 - SAE J1850 VPW (GM vehicles)
 - SAE J1850 PWM (Ford vehicles)
- Support for **non-legislated OBD protocols**:
 - ISO 15765
 - ISO 11898 (raw CAN)
 - GMLAN Single Wire CAN (GMW3089)
 - Ford Medium Speed CAN (MS CAN)
- Support for the heavy-duty **SAE J1939 OBD protocol**
- Superior **automatic protocol detection** algorithm
- **Large message buffer**
- Sophisticated **PowerSave Sleep/Wakeup Triggers**
- Available in **QFN** package
- **RoHS** compliant

Note 1: Maximum theoretical baud rate. Actual maximum baud rate is application dependent and may be limited by driver hardware.

3.0 Typical Applications

- Vehicle telematics
- Fleet management and tracking applications
- Usage-based insurance (UBI)
- OBD data loggers
- Automotive diagnostic scan tools and code readers
- Digital dashboards

4.1 Pinout Summary

Table 1: Pinout Summary

Pin #	Pin Name	Pin Type	Pin Description
1	GP28	5V, 8x	General purpose I/O pin
2	GP29	5V, 4x	General purpose I/O pin
3	GP30	5V, 4x	General purpose I/O pin
4	UART_TX	OD, 5V, 4x	UART transmit output
5	UART_RX	I, 5V, 4x	UART receive input
6	VSS	P	Ground reference for logic and I/O pins
7	VCAP	P	CPU logic filter capacitor connection
8	HS_CAN_TX / GP9	OD, 5V, 8x	High-speed CAN transmit output
9	MS_CAN_TX / GP11	OD, 5V, 8x	Medium-speed CAN transmit output
10	HS_CAN_RX / GP8	I, 5V, 8x	High-speed CAN receive input
11	MS_CAN_RX / GP10	I, 5V, 8x	Medium-speed CAN receive input
12	LED_OBD_ACT / RST_NVM / GP22	OD/I, 5V, 4x	Active low OBD activity LED output <i>and</i> active low input to reset non-volatile settings to factory defaults
13	LED_HOST_ACT / GP24	O, 4x	Active low host activity LED output
14	LED_STATUS / GP26	O, 8x	Status LED output
15	GP31	5V, 8x	General purpose I/O pin
16	AVSS	P	Analog ground reference
17	AVDD	P	Analog positive supply
18	RESET	I, 5V	Active low device reset input
19	ANALOG_IN / GP17	A	Analog voltage measurement input
20	GP32	4x	General purpose I/O pin
21	ISO_RX / GP5	I, 4x	Active low ISO 9141/ISO 14230 K-line input
22	VPW_RX / GP1	I, 4x	SAE J1850 VPW receive input
23	PWM_RX / GP0	I, 4x	SAE J1850 PWM receive input
24	J1850_BUS+_TX / GP2	O, 4x	SAE J1850 Bus+ transmit output
25	J1850_BUS+_VH / GP4	O, 4x	SAE J1850 PWM/VPW Bus+ high voltage select output
26	GP33	4x	General purpose I/O pin
27	SLEEP / GP18	I, 4x	External sleep control input
28	VDD	P	Positive supply for logic and I/O pins
29	VSS	P	Ground reference for logic and I/O pins
30	OSC1	I	16.000 MHz oscillator crystal input
31	OSC2	O	16.000 MHz oscillator crystal output
32	PWR_CTRL / GP19	OD, 4x	External power control output
33	J1850_BUS-_TX / GP3	O, 4x	Active low SAE J1850 Bus- transmit output

Pin #	Pin Name	Pin Type	Pin Description
34	SW_CAN_LOAD / GP16	O, 8x	Single-wire CAN high-speed tool load enable output
35	SW_CAN_MODE0 / GP14	OD, 8x	Single-wire CAN transceiver operating mode selection output 0
36	SW_CAN_MODE1 / GP15	OD, 8x	Single-wire CAN transceiver operating mode selection output 1
37	GP34	5V, 4x	General purpose I/O pin
38	GP35	5V, 4x	General purpose I/O pin
39	VSS	P	Ground reference for logic and I/O pins
40	VDD	P	Positive supply for logic and I/O pins
41	SW_CAN_TX / GP13	OD, 4x	Single-wire CAN transmit output
42	SW_CAN_RX / GP12	I, 5V, 4x	Single-wire CAN receive input
43	ISO_K_TX / GP6	O, 8x	Active low ISO 9141/ISO 14230 K-line output
44	ISO_L_TX / GP7	O, 8x	Active low ISO 9141/ISO 14230 L-line output
PAD		–	Thermal pad

Legend:

I	– Schmitt trigger input with CMOS levels	O	– digital output	4x	– 4x source/sink driver
A	– analog input	OD	– open drain output	8x	– 8x source/sink driver
P	– power pin	5V	– 5 volt tolerant pin		

4.2 Detailed Pin Descriptions

ANALOG_IN

Analog voltage measurement input (AVDD max). By default, this input is calibrated for an external 62 k Ω /10 k Ω voltage divider connected to battery positive. Connect to AVSS if unused.

AVDD

Analog positive supply. Must be connected to VDD or an external voltage reference (between VDD - 0.3V or 3.0V, whichever is greater and VDD + 0.3V or 3.6V, whichever is less). AVDD may be decoupled from digital supply by connecting it to VDD via a 10 Ω resistor or a small (10 μ H – 47 μ H) inductor.

AVSS

Analog ground reference. Must be connected to analog “clean” ground (between VSS - 0.3V and VSS + 0.3V) or VSS.

GPx

General purpose pins. Can be configured as output or input, open-drain, and can have internal pull-ups or pull-downs. If configured for open-drain, do not leave floating. Connect to VSS if unused.

HS_CAN_RX

High-speed CAN receive input. Compatible with 3.3V and 5V logic. Pull up to VDD if unused.

HS_CAN_TX

High-speed CAN transmit output. Open drain – requires a pull-up to VDD or 5V. This pin has an 8x current rating (see Table 6 “Output Pin DC Specifications”). Pull-up value depends on CAN baud rates used and the trace length (higher resistor values can be used with lower baud rates and shorter traces); recommended value is 1 k Ω . Pull up to VDD via 100 k Ω resistor if unused.

ISO_K_TX

Active low ISO 9141/ISO 14230 K-line output. When the pin is logic high, K-line should be low. This pin has an 8x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

ISO_L_TX

Active low ISO 9141/ISO 14230 L-line output. When the pin is logic high, L-line should be low. This pin has an 8x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

ISO_RX

Active low ISO 9141/ISO 14230 K-line receive input. When K-line is high (recessive), this pin should be at a logic low level. Connect to VSS if unused.

J1850_BUS+ _TX

SAE J1850 Bus+ transmit output. When the pin is high, Bus+ should be high (dominant). This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

J1850_BUS- _TX

Active low SAE J1850 Bus- transmit output. When the pin is high, Bus- should be low (dominant). This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

J1850_BUS+ _VH

The firmware uses this pin to control the voltage level of the SAE J1850 PWM/VPW Bus+ supply. When the PWM protocol is selected, it outputs a logic high to switch the supply voltage to a nominal 5V. When the VPW protocol is selected, it outputs a logic low to switch the supply voltage to a nominal 8V. This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

LED_HOST_ACT

Active low host activity LED output. This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

LED_OBD_ACT / RST_NVM

Active low OBD activity LED output and active low input to reset NVM to factory defaults. This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Must be pulled up to VDD via a 100 k Ω resistor for proper device operation.

LED_STATUS

Status LED output. This pin will output constant high when the device is running and will output low with 5 ms high pulses every 3 seconds when in sleep mode. This pin has an 8x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

MS_CAN_RX

Medium-speed CAN receive input. Compatible with 3.3V and 5V logic. Pull up to VDD if unused.

MS_CAN_TX

Medium-speed CAN transmit output. Open drain – requires a pull-up to VDD or 5V. Pull-up resistor value depends on CAN baud rates used and the trace length (higher resistor values can be used with lower baud rates and shorter traces); recommended value is 1 k Ω (1.5 k Ω , if pulled up to 5V). This pin has an 8x current rating (see Table 6 “Output Pin DC Specifications”). Pull up to VDD via 100 k Ω resistor if unused.

OSC1, OSC2

16.000 MHz oscillator crystal connection.

PAD

The metal plane on the bottom of the device (QFN package only). It is not connected to any pins internally. Connect to VSS externally.

PWM_RX

SAE J1850 PWM receive input. When the SAE J1850 bus is in the recessive state (Bus+ is low, Bus- is high), this pin should be at a logic low level. When the SAE J1850 bus is in the dominant (Bus+ is high) state, this pin should be at a logic high level. Connect to VSS if unused.

PWR_CTRL

External power control output. Used to switch external circuitry into low-power (sleep) state. Polarity can be configured in firmware; default configuration is active high (logic low = sleep mode). Open drain – requires a pull-up to VDD or 5V; be mindful of the fact that the pull-up will draw current in low-power state. This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Pull down to VSS via 100 k Ω resistor if unused.

RESET

Device reset input. A logic low pulse (min 2 μ s) on this pin will reset the device. Apply a continuous logic low to hold the device in reset. If your circuit does not use this functionality, pull up this pin to VDD.

SLEEP

External sleep control input. When enabled in firmware, puts the device into low-power sleep mode. Polarity of this pin can be configured in firmware; default configuration is active low. Pull up to VDD if unused.

SW_CAN_LOAD

Single-wire CAN high-speed tool load enable output. The pin outputs logic high when high-speed tool load is enabled via the STCSWM command. This pin has an 8x current rating (see Table 6 “Output Pin DC Specifications”). Leave unconnected if unused.

SW_CAN_MODE0, SW_CAN_MODE1

Single-wire CAN transceiver operating mode selection outputs. Connect to MODE0, MODE1 pins of a single-wire CAN transceiver IC. Open drain – require pull-ups to VDD or 5V; recommended value is 10 k Ω . These pins have 8x current ratings (see Table 6 “Output Pin DC Specifications”). Both pins are driven low in sleep mode – it is recommended to pull up to a switched power to reduce power consumption during sleep. Leave unconnected if unused.

SW_CAN_RX

Single-wire CAN receive input. Compatible with 3.3V and 5V logic. Pull up to VDD if unused.

SW_CAN_TX

Single-wire CAN transmit output. Open drain – requires a pull-up to VDD or 5V. Pull-up resistor value depends on CAN baud rates used and the trace length (higher resistor values can be used with lower baud rates and shorter traces); recommended value is 1 k Ω (1.5 k Ω , if pulled up to 5V). This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Pull up to VDD via 100 k Ω resistor if unused.

UART_RX

UART receive input. Compatible with 3.3V and 5V logic.

UART_TX

UART transmit output. Open drain – requires a pull-up to VDD or 5V. This pin has a 4x current rating (see Table 6 “Output Pin DC Specifications”). Pull-up value depends on UART baud rate and the trace length (higher resistor values can be used with lower baud rates and shorter traces); typical value is 1 k Ω (1.5 k Ω , if pulled up to 5V).

VCAP

CPU logic filter capacitor connection. Connect to a low-ESR (< 1 Ω) tantalum or ceramic capacitor. Minimum value is 4.7 μ F; typical value is 10 μ F.

VDD

Positive 3.0 – 3.6V supply for logic and I/O pins.

VPW_RX

SAE J1850 VPW receive input. When the SAE J1850 Bus+ is in the recessive (low) state, this pin should be at a logic low level. When the SAE J1850 Bus+ is in the dominant (high) state, this pin should be at a logic high level. Connect to VSS if unused.

VSS

Ground reference for logic and I/O pins.

5.0 Guidelines for Getting Started with STN2120

5.1 Basic Connection Requirements

Getting started with the STN2120 IC requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All **VDD** and **VSS** pins (see Section 5.2 “Decoupling Capacitors”)
- **AVDD** and **AVSS** pins (see Section 5.2 “Decoupling Capacitors” and Section 5.3 “AVDD and AVSS Pins”)
- **VCAP** (see Section 5.4 “Internal Voltage Regulator Filter Capacitor”)
- **RESET** pin (see Section 5.5 “Device Reset Pin”)
- **OSC1** and **OSC2** pins (see Section 5.6 “Oscillator Pins”)
- **RST_NVM** pin (see Section 5.7 “NVM Reset Input”)
- **Open Drain Output Pull-ups** (see Section 5.8 “Open Drain Outputs”)

5.2 Decoupling Capacitors

You must use decoupling capacitors on every pair of power supply pins, such as VDD, VSS and AVDD, AVSS. Consider the following criteria when using decoupling capacitors:

- **Value and type of capacitor:** Recommendation of 1 μF , 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- **Placement on the printed circuit board:** The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within $\frac{1}{4}$ ” (6 mm) in length.
- **Handling high frequency noise:** If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF . Place this second capacitor next to the primary decoupling capacitor.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and

return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

5.2.1 Tank Capacitors

On boards with power traces running longer than six inches in length, use a tank capacitor for integrated circuits, including the STN2120, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μF to 47 μF .

5.3 AVDD and AVSS Pins

As a minimum, AVDD must be connected directly to VDD and AVSS must be connected directly to VSS.

It is recommended that AVDD be connected to VDD via a 10 Ω resistor or a small (10 μH – 47 μH) inductor.

AVSS should be connected to the electrically cleanest ground net (plane). For best results, analog circuitry should have a separate ground plane with a point connection to VSS ground plane as close as possible to the AVSS pin.

5.4 Internal Voltage Regulator Filter Capacitor

A low-ESR ($< 1 \Omega$) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μF and 10 μF , 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 7.2 “Electrical Characteristics” for additional information. The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceed $\frac{1}{4}$ ” (6 mm).

5.5 Device Reset Pin

RESET pin must be logic high for STN2120 to run. If this pin is not controlled by the host controller, it must be connected to VDD.

It is recommended to pull up RESET pin to VDD via a 10 k Ω resistor.

5.6 Oscillator Pins

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the STN2120 ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

5.7 NVM Reset Input

RST_NVM pin must be pulled up to VDD via a 100 kΩ resistor for proper device operation.

5.8 Open Drain Outputs

All open drain outputs (as specified in section 4.1) that are in use must be pulled up to VDD or 5V. Specifically, UART_TX pin must be pulled up in order to be able to communicate with the device. See section 4.2 “Detailed Pin Descriptions” for more information.

5.9 Unused Inputs and Unused Open Drain Outputs

None of the unused inputs or unused open drain outputs (as specified in section 4.1) should be left unconnected. The STN2120 is a CMOS integrated circuit. Leaving any of its inputs or open drain outputs floating may result in IC damage.

Unused open drain outputs can only be terminated with a resistor connected to VDD or 5V. Unused inputs can be terminated via a resistor or direct connection to VSS or VDD.

Unused inputs and open drain outputs should be connected as shown in Table 2. See section 4.2 “Detailed Pin Descriptions” and section 6.1 “Recommended Minimum Connection” for more information.

Table 2: Recommended Unused Input and Open Drain Output Connections

Pin Number	Pin Name	Level
1	GP28	L ⁽⁵⁾
2	GP29	L ⁽⁵⁾
3	GP30	L ⁽⁵⁾
4	UART_TX	H ⁽²⁾
5	UART_RX	H
8	HS_CAN_TX	H ⁽²⁾
9	MS_CAN_TX	H ⁽²⁾
10	HS_CAN_RX	H
11	MS_CAN_RX	H
12	LED_OBD_ACT / RST_NVM	H ⁽²⁾
15	GP31	L ⁽⁵⁾
18	RESET	H
19	ANALOG_IN	L ⁽¹⁾
20	GP32	L ⁽⁵⁾
21	ISO_RX	L ⁽¹⁾
22	VPW_RX	L ⁽¹⁾
23	PWM_RX	L ⁽¹⁾
26	GP33	L ⁽⁵⁾
27	SLEEP	H
32	PWR_CTRL	L ⁽³⁾
35	SW_CAN_MODE0	— ⁽⁴⁾
36	SW_CAN_MODE1	— ⁽⁴⁾
37	GP34	L ⁽⁵⁾
38	GP35	L ⁽⁵⁾
41	SW_CAN_TX	H ⁽²⁾
42	SW_CAN_RX	H


- Note**
1. These inputs may be connected to either VDD or VSS. However, the preferred level is shown.
 2. These open drain outputs cannot be connected to VDD directly. They can only be connected to VDD or 5V via a resistor.
 3. This open drain output should not be connected to VSS directly. For reduced current consumption during sleep, when unused, this output should be connected to VSS via a resistor.
 4. These open drain outputs are driven low when the single-wire CAN channel is not selected. Therefore, they can be left unconnected if single wire CAN is not used.
 5. General purpose I/O pins are configured as inputs by default. When unused, these inputs may be connected to either VDD or VSS.

6.0 Reference Schematics

6.1 Recommended Minimum Connection

Figure 1 shows the recommended minimum of components necessary to get the STN2120 to operate reliably, while minimizing power consumption. It is not a practical circuit; it is intended as a reference to show what to do with unused pins. Refer to the detailed pin descriptions (section 4.2) for more information.

Figure 1 – Recommended Minimum Connection



Important: Connect the voltage sense before the protection/filter circuitry. D1, D3, R15, and the internal diode should protect the IC, if there is a voltage spike.

Figure 3 – Voltage Sense




Figure 4 – LEDs




Figure 5 – OBD Port Connector




Figure 6 – Over-Voltage Protection




Figure 7 – Power Supplies




Figure 8 – Switched Power Control




Figure 9 – ISO 9141/ISO 14230 Transceiver




Figure 10 – High Speed CAN Transceiver




Figure 11 – Medium Speed CAN Transceiver






Figure 12 – Single Wire CAN Transceiver



Important: Q6, Q7, and Q8 can only be substituted with transistors that have the same or better switching characteristics. OK to substitute fast-switching silicon diodes (e.g., 1N4148) for D13, D14, and D17. Also, note that the comparator IC4 is powered from DLC_SW to ensure signals remain within its common mode range.

Figure 13 – SAE J1850 Transceiver



7.0 Electrical Characteristics

This section provides an overview of the STN2120 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

The STN2120 is based on the dsPIC33EP256GP504 device from Microchip Technology. For more detailed device specifications or clarification, refer to Microchip documentation, available at <http://www.microchip.com>.

7.1 Absolute Maximum Ratings ⁽¹⁾

Ambient temperature under bias	-40°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on VDD with respect to VSS	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to VSS ⁽²⁾	-0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to VSS when VDD ≥ 3.0V ⁽²⁾	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to VSS when VDD < 3.0V ⁽²⁾	-0.3V to 3.6V
Maximum current out of VSS pin	300 mA
Maximum current into VDD pin	300 mA
Maximum current sourced/sunk by any 4x output ⁽³⁾	15 mA
Maximum current sourced/sunk by any 8x output ⁽³⁾	25 mA
Maximum current sunk by all outputs	200 mA

Note 1. Stresses beyond those listed here can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

2. See section 4.0 "Pinout" for the list of 5V tolerant pins.

3. See section 4.1 "Pinout Summary" to determine current rating of individual pins.

7.2 Electrical Characteristics

Table 3: Thermal Operating Conditions

Sym	Characteristic	Min	Typ	Max	Units	Conditions
TJ	Operating Junction Temperature	-40	—	+85	°C	
TA	Operating Ambient Temperature	-40	—	+85	°C	

Table 4: Power Specifications

Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
VDD	Supply Voltage	3.0	—	3.6	V	
VPOR	VDD Start Voltage to ensure internal power-on reset (POR) signal	—	—	VSS	V	
SVDD	VDD Rise Rate ⁽²⁾ to ensure internal power-on reset (POR) signal	0.03	—	—	V/ms	0V–1.0V in 0.1s
AVDD	Analog Supply Voltage	Greater of VDD – 0.3 or 3.0	—	Lesser of VDD + 0.3 or 3.6	V	

Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
AVSS	Analog Ground Reference	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	
VBOR	Brown-out Reset Voltage⁽³⁾ on VDD transition high-to-low	2.65 ⁽³⁾	—	2.95	V	
IDD	Operating Current⁽⁴⁾	—	42	63 ⁽⁵⁾	mA	
IPD	Average Sleep Current^(4,6)	—	130	265 ⁽⁵⁾	μA	T _A = +25°C
		—	450 ⁽⁵⁾	800 ⁽⁵⁾	μA	T _A = +85°C
CEFC	External Filter Capacitor⁽⁷⁾ connected to VCAP pin	4.7	10	—	μF	ESR < 1 Ω

- Note**
1. Data in Typ column is at 3.3V, 25°C, unless otherwise stated.
 2. This spec must be met in order to ensure that a correct internal power-on reset (POR) occurs. It is easily achieved using most common types of supplies, but may be violated if a supply with slowly varying voltage is used, as may be obtained through direct connection to solar cells or some charge pump circuits.
 3. This parameter is for design guidance only and is not tested in manufacturing.
 4. STN2120 device current only. Does not include any load currents.
 5. Values are characterized, but not tested.
 6. All wakeup triggers are on and wakeup trigger inputs are in their inactive states.
 7. Typical VCAP voltage = 1.8V when VDD ≥ VDDMIN.

Table 5: Input Pin DC Specifications

Sym	Characteristic	Min	Typ	Max	Units	Conditions
VIL	Input Low Voltage⁽³⁾					
	PWR_CTRL, J1850_BUS ⁻ _TX, GP34, and GP35	VSS	—	0.3 VDD	V	
	All other inputs	VSS	—	0.2 VDD	V	
VIH	Input High Voltage					
	non-5V tolerant pins ⁽¹⁾	0.8 VDD	—	VDD	V	
	5V tolerant pins ⁽¹⁾	0.8 VDD	—	5.5	V	
IIPU	Internal Pull-up Current	150	250	550	μA	VDD = 3.3V, VPIN = VSS
IIPD	Internal Pull-down Current	20	50	100	μA	VDD = 3.3V, VPIN = VDD
VIN	ANALOG_IN Input Voltage	AVSS	—	AVDD	V	
RIN	Recommended ANALOG_IN Voltage Source Impedance	—	—	200	Ω	
IICL	Input Low Injection Current	0	—	-5 ^(3,6)	mA	All pins, except VDD, VSS, AVDD, AVSS, RESET, VCAP, and ISO_K_TX / GP6
IICH	Input High Injection Current	0	—	+5 ^(4,5,6)	mA	All pins, except VDD, VSS, AVDD, AVSS, RESET, VCAP, ISO_K_TX / GP6 and all 5V tolerant pins
ΣICT	Total Input Injection Current sum of all I/O and control pins	-20 ⁽⁷⁾	—	+20 ⁽⁷⁾	mA	Absolute instantaneous sum of all ± input injection currents from all I/O pins (IICL + IICH) ≤ ΣICT

- Note**
1. See section 4.0 “Pinout” for the list of 5V tolerant pins.
 2. Negative current is defined as current sourced by the pin.
 3. V_{IL} source < ($V_{SS} - 0.3$). Characterized, but not tested.
 4. Non-5V tolerant pins: V_{IH} source > ($V_{DD} + 0.3$), 5V tolerant pins: V_{IH} source > 5.5V. Characterized, but not tested.
 5. Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V.
 6. Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
 7. Any number and/or combination of inputs listed under IICL or IICH conditions are permitted, provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins does not exceed the specified limit. Characterized, but not tested.

Table 6: Output Pin DC Specifications

Sym	Characteristic	Min	Typ	Max	Units	Conditions
$V_{DD} = 3.3V, -40^{\circ}C \leq T_A \leq +85^{\circ}C$						
VOL	Output Low Voltage⁽¹⁾					
	4x Sink Driver Pins ⁽²⁾	—	—	0.4	V	$I_{OL} \leq 6\text{ mA}$
	8x Sink Driver Pin ⁽²⁾	—	—	0.4	V	$I_{OL} \leq 12\text{ mA}$
VOH	Output High Voltage⁽¹⁾					
	4x Source Driver Pins ⁽²⁾	2.4	—	—	V	$I_{OH} \geq -10\text{ mA}$
	8x Source Driver Pin ⁽²⁾	2.4	—	—	V	$I_{OH} \geq -15\text{ mA}$
VOH1	Output High Voltage⁽¹⁾ 4x Source Driver Pins ⁽²⁾	1.5	—	—	V	$I_{OH} \geq -14\text{ mA}$
		2.0	—	—	V	$I_{OH} \geq -12\text{ mA}$
		3.0	—	—	V	$I_{OH} \geq -7\text{ mA}$
	8x Source Driver Pin ⁽²⁾	1.5	—	—	V	$I_{OH} \geq -22\text{ mA}$
		2.0	—	—	V	$I_{OH} \geq -18\text{ mA}$
		3.0	—	—	V	$I_{OH} \geq -10\text{ mA}$

- Note**
1. Parameters are characterized, but not tested.
 2. See section 4.1 “Pinout Summary” for the output driver current rating designations.

Table 7: I/O Pin Timing Requirements


Sym	Characteristic	Min	Typ	Max	Units	Conditions
TRST	RESET Pulse Width (low)	2	—	—	μs	
TUWM	Minimum UART Rx Pulse Width required for wakeup (user settable)	—	20	—	ns	user setting < 15
		15	—	65,534	μs	user setting ≥ 15
TSTM	Minimum SLEEP Input Time to stay high before wakeup (user settable)	—	15	—	μs	user setting = 0
		1	—	65,534	ms	user setting > 0

8.0 Packaging Diagrams and Parameters

8.1 QFN (ML) Package

44-Lead Plastic Quad Flat, No Lead Package – 8x8 mm Body

For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		44		
Pitch	e		0.65 BSC		
Overall Height	A		0.80	0.90	1.00
Standoff	A1		0.00	0.02	0.05
Contact Thickness	A3		0.20 REF		
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2		6.25	6.45	6.60
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2		6.25	6.45	6.60
Contact Width	b		0.20	0.30	0.35
Contact Length	L		0.30	0.40	0.50
Contact-to-Exposed Pad	K		0.20	—	—

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

8.2 QFN (ML) Land Pattern

44-Lead Plastic Quad Flat, No Lead Package – 8x8 mm Body

For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2	—	—	6.60
Optional Center Pad Length	T2	—	—	6.60
Contact Pad Spacing	C1	—	8.00	—
Contact Pad Spacing	C2	—	8.00	—
Contact Pad Width (x44)	X1	—	—	0.35
Contact Pad Length (x44)	Y1	—	—	0.85
Distance Between Pads	G	0.25	—	—

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

9.0 Ordering Information

TA	Package		Part Number	SKU
-40°C to +85°C	QFN (ML)	Tube	STN2120-I/ML	366201

Appendix A: Revision History

Revision A (October 28, 2015)

Initial release of this document.

Appendix B: Contact Information

OBD Solutions
1819 W Rose Garden Ln Ste 3
Phoenix, AZ 85027-2723
United States

Phone: +1 623.434.5506
Fax: +1 623.321.1628
Email: sales@obdsol.com
Web: www.obdsol.com