
# Hosignment No. -1 SHIFT REGISTORS

# Objective: To design a registor circuit.

Therey: H register is a group of Sirary cells suitable for including birary information. The information stored within the negisters can be transfered with the help of shift registers. Shift registers a groups of tip-fleps used to store multiple bits of data. The bits stored in such registers can be made to more within and in out of registers through clock pulses.


# Serial In Serial Out Register (SISO)

The circuit consists of four D-flip-flops connected in a serial manner. All the flip-flops are synchronious with each other si ree the same dock signal is provided to each flip-flop. The main use of SISO register is as a delay element.



## Secial In Parallel Out Register (SIPO)


This shift register allows servial input (one bit after the other through a single data line) and produces a parallel output is known as Servial In Parallel Out register. The main use of SIPO register is to consent Servial Data into Parallel Data.



### Parallel In Parallel Out Register (PIPO)

The shift register which allows parallel in put to each flip-flop (seperately) and in a simultaneous manner and also produces a parallel output is called Parallel In Parallel and Shift registers. Oks main use is as a temporary storage device.

Jarallel Data and



Pin Diagram +

	01 [1	U	14 V10 (+5V)
	āL L		13 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	CIKI 3		12 02
	Rosts [4	20	11 ] C/K2 10 ] Reset 2
Dud D-Flip-Flop	D1 [5	4013	9 502
(IC 4013)	Set 1 [6		1 Set 2
(61)	10) Vo 17		

#### Materials Required !

- \* Digital Trainer kit
- \* Wires
- \* Dual D-flipflep (IC 4013) X2

## Verification Table +

\* Servial In Servial Out (SISO) Register

Clk	Serial Data Dopet (D)   Serial Data Output (
	0
0	
1	0
2	0
3	0
4	0
5	0
	August and a second a second and a second and a second and a second and a second an

\* Serial In Parallel Out (SIPO) Registor.

clk	Secual Data April	9	arallel	Data	autput
		Q <sub>A</sub>	as	å <sub>c</sub>	ab
0	0	0	0	0	0
1	L	L	0	0	0
2	0	0	1	0	0
3	0	0	0	1	0
4	0	0	0	0	L
5	0	0	0	0	0

\* Parallel In Parallel Out (PIPO) Register

clk	Par	allel !	Data	Input	P	coral	del >	ata a	utput
	A	B	C	D	0	A	Q3	O.c	do
0	0	0	0	0		5	0	0	0
L	L	0	0	0	1		0	0	0
2	0	0	0	0	(	0	L	0	0
3	0	0	0	0	C	)	0	1	0
4	0	0	0	0	0		0	0	1
5	0	0	0	0	0	)	0	0	0

Conclusion!

Registors are a very widely used component and a very integral part of modern day electronics with its applications ranging from helding data instructions and memory address in a CPU to highling components as well as telecommunication devices.

PIM: To design of an adder-subtractor composite

The ony! The 4-bit adder-Sustractor composite circuit performs the operation of both addition and sustraction. It has two 4-bits inputs A3 A2 A1 Ao and B3 B2 B1 B0. The Mode Solect Line (M) is connected with the Cin of the least osignificant bit of the full-adder, is used to perform the operation of addition and sustraction. The XOR gates are used as controlled invoctor.

Adders are part of the withervatic and logic unit

## Components Required :

17 20 4070


2> 20 4008

3.4 Digital Prainer Kit

4) Breadboard


5) Wires.

## Pin Diagram ;



4-bit Binary Full Adder.

#### Circuit > lagram +



#### Truth Table +

Mode													
Selection	A <sub>3</sub>	Az	AL	Ao	B3	B2	B1	30	Cout	53	Sz	SL	S.
0	0	0	1	0	0	0	1	0	0	0	L	6	0
0	1	0	1	0	1	0	1	0	1	0	L	0	0
٥	1	1	0	0	0	0	1	L	0	L	L	1	1
1	1	1	0	0	O	0	1	1	0	L	0	0	L
1	L	0	1	. 0	0	0	0	L	0	1	0	0	1
1	1	0	0	1	0	0	L	1	0	0	1	0	1

#### Condusion:

4-bit adder-subtractor composite circuit was implemented and truth table is recified.

Objective: To design the circuit for a DCD Adder.

Theory! In computing and electronic systems, binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each decimal digit is representated by a fixed number of bits. A BCD adder is a circuit that adds for BCD digits in parallel and produces a sum digit which is also in BCD. This circuit includes correction logic. For sum > 9 the circuit need to add 2's complement of 10 to (0110) 2 to the uncorrected result (S's' S' S' S'). Correction is also needed when a Carry out (Co) is generated (for numbers 16-19).


#### Components Required +

- \* IC4008
- \* 204071
- \* 204081
- \* Digital Trainer Kit
- \* Breadbroad
- \* Wires.

> eimal		8	inary c	Sum			BC	D Su	m	
	Cout'	S'	S2'	SL'	S.	Cout	53	Sz	Si	So
0		0	0	0	0		0	0	0	6
L		0	0	0	1	101	0	0	0	L
2	L. A.	0	0	- 1	6	-	0	0	1	0
3		0	0	1	1		0	0	L	L
4		0	L	0	0		0	L	0	O
5		0	L	0	1		0	L	0	1
6		0	1	1	0		0	1	L	0
7		0	1	1	1	m (0	0	L	1	L
8		1	0	0	0		1	0	0	O
q		1	0	6	L		1	0	0	1
10		L	6	1	0	1	Ø	0	0	O
11		1	0	L	1	L	0	0	0	L
12		1	1	0	0	L	0	0	L	0
13		1	1	0	L	1	0	0	L	L
14		1	L	1	6	1	0	1	0	0
15		1	1	1	1	1	0	1	0	L
16	1	0	0	0	0	L	0	1	L	6
17	L	0	0	0	L	1	0	1	L	L
18	1	0	0	L	0	1	1	0	U	0
19	1	0	0	L	1		1	0	0	1
					_	1	L			

## K-map for BCD Adder ;

#### Circuit Diagrami-



#### Truth Table !

			I	nput						tut	put		
	Az	Az		~~		B 2	BL	Bo	Cout	\$3	52	SI	So
-	0	0	L	1	0	0	1	0	0	0	1	0	L
		0							0	0	L	L	0
		0						L	L	0	L	0	L
	0	L	L	0	1	L	D	0	1	L	0	0	0
									1				

Concluion ?

BCD adder circuit is made and truth table is verified.

Experiment No. - 4(a).

TITLE: Design a Composite Logic Unit using Multiplexor.
Objective + To design a Composite Logic Unit using a
Multiplexer.

Components Required +


XOR gate, AND gate, OR gate, NOT gate, Multiplexer.

Theory :

Hogic micropentains are very usful for manipulating individual bits on a position of word stored in a register. They can be used to change bit value, detect group of bits on insent new bit values into a register. These microoperations require different logic gates to be insented for each bit or pair of bit in a register to perform the required operation. Although there are several logic micro-operation, most computers use only four AND, OR, XOR and NOT from which all others are decired.

Pin Diagram !

## Circuit Diagram +



#### Observation Table:

Sele	et lines	Ir	pute	Output (F)	Operation
S1	So	A	В		
0	0	0	1	0	NOT
0	1	1	1	1	AND
1	0	1	0	La constant	OR
1	L	O	0	0 104	X OR
L	1	L	1	0	XOR
0	1	1	0	0	AND.

#### Condusion +

Composite Logic Unit using Multiplexer is implemented and observation table is revisited.

## Experiment No. - 4(6)

Him: To design a 4-bit Composite Arithematic Unit using Multiplexen.

Components Required:


Trainen Lit, NOT Gate (2), 4:1 MUX, IC 4008.

#### PHEORY!

The Arithmetic Unit is also called Arithmetic Logic Unit (ALV). It is a part of the CPU. It is often reffered to as Engine of CPU because it allows the computer to perform mathematical calculation. It comprised of many interconnected elements that are designed to perform task.

#### PIN Diagram +

-				
1			Lav	
2			Bà	15
3			Cont	14
F		IC	S3	13
6	E L	4008	80	12
	THE REAL PROPERTY.			回
	A. GUD			10
1	and		Lin	9



Function	select	Input (A) Input (B) Output (F)
	Se so Cin	1 1 1 8, 8, 8, B1 B0 Court
Add 13 to A	0 6 0	000000
Add B to A plus L	0 0 1	1 0 1 0 1 0 1
Add 1's complement of B to A	0 1 0	0 0 1 1 0 0 1 0 1 1 0 1
Add 212 complement	0 1 1	TOOTT OFFOT
of B to A Transfer A	400	0 1 1 0 1 1 0 1 1 1 1 1 1
Increment A	LOL	T T T O T T O T O O T T -
Decrement A	110	O L O L L O L O L L L L L D
Transfer A	111	1 1 0 0 0 0 0 1 1 0 1 1 0 0

#### Conclusion:

is implemented and brance, the truth is newified.