

Assignment No. - 1


SHIFT REGISTERS

Objective: To design a register circuit.

Theory: A register is a group of binary cells suitable for including binary information. The information stored within the registers can be transferred with the help of shift registers. Shift registers are a groups of flip-flops used to store multiple bits of data. The bits stored in such registers can be made to move within and in/out of registers through clock pulses.


Serial In Serial Out Register (SISO)

The circuit consists of four D-flip-flops connected in a serial manner. All the flip-flops are synchronous with each other & since the same clock signal is provided to each flip-flop. The main use of SISO register is as a delay element.




Serial In Parallel Out Register (SIPO)

This shift register allows serial input (one bit after the other through a single data line) and produces a parallel output. It is known as Serial In Parallel Out register. The main use of SIPO register is to convert Serial Data into Parallel Data.




Parallel In Parallel Out Register (PIPO)

The shift register which allows parallel input to each flip-flop (separately) and in a simultaneous manner and also produces a parallel output is called Parallel In Parallel Out Shift registers. Its main use is as a temporary storage device.



Pin Diagram :-



Materials Required :-

- * Digital Trainer kit
- * Wires
- * Dual D - flip flop (IC 4013) X 2

Verification Table :-

* Serial In Serial Out (SISO) Register

Clk	Serial Data Input (D)	Serial Data Output (Q)
0	1	0
1	0	0
2	0	0
3	0	0
4	0	1
5	0	0

* Serial In Parallel Out (SIPO) Register.

<u>Clk</u>	<u>Serial Data Input</u>	<u>Parallel Data Output</u>			
		Q_A	Q_B	Q_C	Q_D
0	0	0	0	0	0
1	1	1	0	0	0
2	0	0	1	0	0
3	0	0	0	1	0
4	0	0	0	0	1
5	0	0	0	0	0

* Parallel In Parallel Out (PIPO) Register

<u>Clk</u>	<u>Parallel Data Input</u>				<u>Parallel Data Output</u>			
	A	B	C	D	Q_A	Q_B	Q_C	Q_D
0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0
2	0	0	0	0	0	1	0	0
3	0	0	0	0	0	0	1	0
4	0	0	0	0	0	0	0	1
5	0	0	0	0	0	0	0	0

Conclusion !

Registers are a very widely used component and a very integral part of modern day electronics with its applications ranging from holding data instructions and memory address in a CPU to highlighting components as well as telecommunication devices.

AIM:- To design of an adder-subtractor composite circuit.


Theory:- The 4-bit adder-subtractor composite circuit performs the operation of both addition and subtraction. It has two 4-bits inputs $A_3 A_2 A_1 A_0$ and $B_3 B_2 B_1 B_0$. The Mode Select line (M) is connected with the C_{in} of the least significant bit of the full-adder, is used to perform the operation of addition and subtraction. The XOR gates are used as controlled inverter.

Adders are part of the arithmetic and logic unit (ALU).

Components Required:-


1. IC 4070
2. IC 4008
3. Digital Trainer Kit
4. Breadboard
5. Wires.

Pin Diagram :



4-bit Binary Full Adder.

Circuit Diagram :



Truth Table :-

Mode													
Selection	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	Carry	S ₃	S ₂	S ₁	S ₀
0	0	0	1	0	0	0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1	0	1	0	1	0	0
0	1	1	0	0	0	0	1	1	0	1	1	1	1
1	1	1	0	0	0	0	1	1	0	1	0	0	1
1	1	0	1	0	0	0	0	1	0	1	0	0	1
1	1	0	0	1	0	0	1	1	0	0	1	0	1

Conclusion :-

4-bit adder-subtractor composite circuit was implemented and truth table is verified.

Experiment No. - 03.

Objective: To design the circuit for a BCD Adder.

Theory:- In computing and electronic systems, binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each decimal digit is represented by a fixed number of bits. A BCD adder is a circuit that adds two BCD digits in parallel and produces a sum digit which is also in BCD. This circuit includes correction logic. For $\text{Sum} > 9$ the circuit need to add 2's complement of 10_{10} (0110)₂ to the uncorrected result ($S_3' S_2' S_1' S_0'$). Correction is also needed when a Carry out (C_0) is generated (for numbers 16-19).

Components Required:

- * IC 4008
- * IC 4071
- * IC 4081
- * Digital Trainer kit
- * Breadboard
- * Wires.

Decimal to BCD Table:-

<u>Decimal</u>	<u>Binary Sum</u>					<u>BCD Sum</u>				
	Carry'	S ₃ '	S ₂ '	S ₁ '	S ₀ '	Carry	S ₃	S ₂	S ₁	S ₀
0		0	0	0	0		0	0	0	0
1		0	0	0	1		0	0	0	1
2		0	0	1	0		0	0	1	0
3		0	0	1	1		0	0	1	1
4		0	1	0	0		0	1	0	0
5		0	1	0	1		0	1	0	1
6		0	1	1	0		0	1	1	0
7		0	1	1	1		0	1	1	1
8		1	0	0	0		1	0	0	0
9		1	0	0	1		1	0	0	1
10		1	0	1	0	1	0	0	0	0
11		1	0	1	1	1	0	0	0	1
12		1	1	0	0	1	0	0	1	0
13		1	1	0	1	1	0	0	1	1
14		1	1	1	0	1	0	1	0	0
15		1	1	1	1	1	0	1	0	1
16	1	0	0	0	0	1	0	1	1	0
17	1	0	0	0	1	1	0	1	1	1
18	1	0	0	1	0	1	1	0	0	0
19	1	0	0	1	1	1	1	0	0	1


K-map for BCD Adder:

$S_3' S_2'$		$S_1' S_0'$			
		00	01	11	10
00		0	1	3	2
01		4	5	7	6
11		12	13	15	14
10		8	9	11	10

$$C_{out} = C_0 + S_3' \cdot S_2' + S_3' \cdot S_1'$$

$$C_{out} = C_0 + S_3' \cdot (S_2' + S_1')$$

Circuit Diagram:-



Truth Table :-

<u>Input</u>								<u>Output</u>				
A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	Carry	S ₃	S ₂	S ₁	S ₀
0	0	1	1	0	0	1	0	0	0	1	0	1
0	0	1	0	0	1	0	0	0	0	1	1	0
1	0	1	0	0	1	0	1	1	0	1	0	1
0	1	1	0	1	1	0	0	1	1	0	0	0

Conclusion :-

BCD adder circuit is made and truth table is verified.

Experiment No. - 4(a).

TITLE :- Design a Composite Logic Unit using Multiplexer.

Objective :- To design a Composite Logic Unit using a Multiplexer.


Components Required :-

XOR gate, AND gate, OR gate, NOT gate, Multiplexer.


Theory :-

Logic microoperations are very useful for manipulating individual bits or a portion of word stored in a register. They can be used to change bit value, detect group of bits or insert new bit values into a register. These microoperations require different logic gates to be inserted for each bit or pair of bit in a register to perform the required operation. Although there are several logic micro-operation, most computers use only four AND, OR, XOR and NOT from which all others are derived.

Pin Diagram :-



Circuit Diagram:



Observation Table:

<u>Select Lines</u>		<u>Inputs</u>		<u>Output (F)</u>	<u>Operation</u>
<u>S_1</u>	<u>S_0</u>	<u>A</u>	<u>B</u>		
0	0	0	1	0	NOT
0	1	1	1	1	AND
1	0	1	0	1	OR
1	1	0	0	0	XOR
1	1	1	1	0	XOR
0	1	1	0	0	AND.

Conclusion:

Composite Logic Unit using Multiplexer is implemented and observation table is verified.

Experiment No. - 4(b)

Aim:- To design a 4-bit Composite Arithmetic Unit using Multiplexer.


Components Required:-


Trainer kit, NOT Gate (2), 4:1 MUX, IC 4008.

THEORY:-

The Arithmetic Unit is also called Arithmetic Logic Unit (ALU). It is a part of the CPU. It is often referred to as Engine of CPU because it allows the computer to perform mathematical calculation. It comprised of many interconnected elements that are designed to perform task.

PIN Diagram:-





VERIFICATION TABLE

FUNCTION	SELECT INPUTS			INPUT(A)				INPUT(B)				OUTPUT(Y)				
	S ₁	S ₀	C _{in}	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
Add B to A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Add B to A plus 1	0	0	1	1	0	1	0	1	0	1	0	0	1	0	0	1
Add 1's complement of B to A	0	1	0	0	0	1	1	0	0	1	0	1	1	0	0	1
Add 2's complement of B to A	0	1	1	1	0	0	1	1	1	1	1	0	1	1	0	1
Transfer A	1	0	0	0	1	1	0	0	1	0	1	1	1	1	0	1
Increment A	1	0	1	0	1	1	0	0	1	0	1	0	0	1	1	1
Decrement A	1	1	0	1	1	0	1	1	0	1	0	1	1	1	1	0
Transfer A	1	1	1	1	1	0	0	1	0	1	1	0	1	1	0	0

Truth Table :

<u>Function</u>	<u>Select Inputs</u>			<u>Input (A)</u>				<u>Input (B)</u>				<u>Output (F)</u>				
	<u>S_L</u>	<u>S₀</u>	<u>C_{in}</u>	<u>A₃</u>	<u>A₂</u>	<u>A₁</u>	<u>A₀</u>	<u>B₃</u>	<u>B₂</u>	<u>B₁</u>	<u>B₀</u>	<u>C_{out}</u>	<u>F₃</u>	<u>F₂</u>	<u>F₁</u>	<u>F₀</u>
Add B to A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Add B to A plus 1	0	0	1	1	0	1	0	1	0	1	0	0	1	0	0	1
Add 1's complement of B to A	0	1	0	0	0	1	1	0	0	1	0	1	1	0	0	1
Add 2's complement of B to A	0	1	1	1	0	0	1	1	1	1	1	0	1	1	0	1
Transfer A	1	0	0	0	1	1	0	1	1	0	1	1	1	1	1	0
Increment A	1	0	1	1	1	1	0	1	1	0	1	0	0	1	1	1
Decrement A	1	1	0	0	1	0	1	1	0	1	0	1	1	1	1	0
Transfer A	1	1	1	1	1	0	0	0	0	1	1	0	1	1	0	0

Conclusion :-

4 bit ~~using~~ Arithmetic Logic Unit using Multiplexer is implemented and hence, the truth is verified.