
example2

ipxact2systemverilog

Oct 26, 2025

CONTENTS:

1	example2	1
1.1	Registers	1
1.2	reg0	1
1.3	reg1	2
1.4	samename	2

EXAMPLE2

Second demo example used for the testing of the ipxact2systemverilog tool.

Base Address

0x0

1.1 Registers

Address	Register Name	Description
0x00	<i>reg0</i>	read something useful for reg0
0x01	<i>reg1</i>	
0x1d	<i>samename</i>	samename register

1.2 reg0

Name

reg0

Address


0x0

Access

read-only

Description

read something useful for reg0



Bits	Field name	Description
[7:2]	field1	read something useful for field1
[1:0]	field0	read something useful for field0


1.3 reg1

Name
reg1

Address
0x1

Access
read-only

Description



Bits	Field name	Description
[7:0]	field0	read something useful for field0

1.3.1 field0

Minimum
0x00

Maximum
0x07

1.4 samename

Name
samename

Address
0x1d

Reset Value
0x00

Access
read-only

Description
samename register



Bits	Field name	Reset	Description
[1:0]	samename	0x0	

1.4.1 samename

Name	Value	Description
a	0x0	a
b	0x1	b
c	0x2	c
d	0x3	d