


## Addressing modes →

There are three fields in an instruction

- ① - opcode
- ② - Address field
- ③ - mode field.



There are several ways to specify an operand. These are known as Addressing modes.

The way the operands are chosen during the execution of a program is dependent on the addressing mode of the instruction.

### ① Implied Addressing →

In this type of addressing mode operands are defined implicitly as a part of definition of the instruction itself.

ex - increment accumulator instruction  
Complment AC inst- CMA

All the register reference instructions that use accumulator are implied Addressing mode.

### ② Immediate Addressing →

\* direct operand is given.


\* there is no need of memory reference other than the instruction fetch.

So it saves one memory cycle in the instruction. MVIC, 05

## Direct Addressing $\rightarrow$

In this type of Addressing the address of operand is present in the instruction. This is very simple form of Addressing. The operand is present in the memory.


STA 3000



It provides only a limited address space. With direct addressing the length of the address field is less than the word length, so limited address range.

Indirect Addressing  $\rightarrow$  In this technique address field of the instruction represents the another address field. (Rather than the actual value of operand.)

In this mode the address field of the instruction gives the address where the effective address is stored in memory.



Advantage  $\rightarrow$  the word length of  $n$

Can use  $2^n$  Address space.


Disadvantage - two memory Read cycle

Register Address.  $\frac{v}{\rightarrow}$



mov C, B  
ADD B, C

In this mode the operands are in registers that reside within the CPU. It is similar to Direct Add. The only diff'n is that the Address field refers to a registers. Rather than a main memory Address.



Advantage -


no memory ref. is needed  
So the Access time is less  
than the memory ref.

Disadvantage

Address space is limited  
Because no of Registers are limited.


Register indirect Addressing

Register indirect Addressing is similar to indirect Addressing. In this case, address field refers to a registers. and in indirect Addressing, address field refers to a memory location.




## Relative Addressing

In this technique contents of Program Counter (PC) is used as a base Address. Contents of program counter is added with the address part of the instruction. In order to get the effective address.



## Index Addressing


In this addressing mode the contents of an INDEX Register is added with the address part of the instruction to obtain the effective Address.



The index register is a special CPU register that contains an index value: the distance between the beginning address and the address of the operand. It is the index value stored in the index register.

## Stack organization $\Rightarrow$

A stack is a storage device that stores information in Last in, First out list.



The register that holds the address for the stack is known as stack pointer (SP). It points to the top item in the stack.

There are two operations in stack

① - push. (push - down)

② - pop (pop - up)

push  $\rightarrow$  inserting new item in stack

pop  $\rightarrow$  deleting the item or removing the items from stack.

These operations incrementing or decrementing the stack pointer register.

## Register stack $\Rightarrow$

A stack can be placed in a portion of memory or it can be large

organized as a collection of a finite number of memory words or registers.




Fig: Block diagram of a 64 word

In the stack pointer register,  $SP$  contains a binary number whose value is equal to the address of the word that is currently on top of the stack. There are 3 items placed in the stack: A, B and C. The item C is on top of the stack so that the content of  $SP$  is now 3.

✓ To remove the top item, the stack is popped by reading the memory word at address 3 and decrementing the content of  $SP$ . The item B is now on top of the stack, so stack pointer has address 2.

✓ To insert new value stack pointer is incremented.

\* In a 64 word stack, the stack pointer contains 6 bits because  $2^6 = 64$ . Since  $SP$  has only six bits, it cannot exceed a.



numbers greater than 63 (111111 in binary) when 63 is incremented by 1, the result is 0 since  $011111 + 1 = 1000000$  in binary, but SP can ~~not~~ accommodate only the six least significant bits.

Similarly, when 000000 is decremented by 1, the result is 111111. the ~~code~~ one-bit register FULL is set to 1 when the stack is full and one bit register EMPTY is set to 0 when the stack is empty of items. DR is the data register. EMPTY is ~~is set~~ that holds the binary data to be written into or read out of the stack.

Initially, SP is cleared to 0, EMPTY is set to 1, and FULL is cleared to 0. so that SP points to the word at address 0 and the stack is marked empty and not full. if the stack is not full (if  $FULL = 0$ ), a new item is inserted with a push operation. The push operation is implemented with the following sequence of microoperations.

$SP \leftarrow SP + 1$  ← {increment  
stack pointer

$MT[SP] \leftarrow DR$  ← {write item on top  
of the stack.

if ( $SP = 0$ ) then ( $FULL \leftarrow 1$ ) ← {check if stack is full

make the stack not empty.

$EMPTY \leftarrow 1 \Rightarrow$  stack empty  
 $EMPTY \leftarrow 0 \Rightarrow$  full

The stack pointer is incremented, so that it points to the address of the next-higher word.

A Memory write operation inserts the word from DR into the top of the stack. Note that SP holds the address of the top of the stack and that  $M[SP]$  denotes the memory word specified by the address presently available in SP. The first item stored in the stack is at address 1. The last item is stored at address 0. If SP reaches the stack is full of item. So full is set 01. This condition is reached if the top item prior to the last push was in location 63, and after incrementing SP, the last item is stored in location 0. Once an item is stored in location 0, there are no more empty registers in the stack. If an item is written in the stack, obviously the stack cannot be empty, so EMPTY is cleared to 0.

A new item is deleted from the stack is not empty (if  $EMPTY = 0$ ) the pop operation consists of the following sequence of microoperations

$DR \leftarrow M[SP]$

$SP \leftarrow SP - 1$

if  $(SP = 0)$  then  $(EMPTY \leftarrow 1)$

$FULL \leftarrow 0$



field to specify the operand, that communicates with the stack. the following program show how  $X = (A+B) * (C+D)$  will be written for a stack organization (TOS stand for top of stack)

PUSH A	TOS $\leftarrow$ A
PUSH B	TOS $\leftarrow$ B
ADD	TOS $\leftarrow$ A+B
PUSH C	TOS $\leftarrow$ C
PUSH D	TOS $\leftarrow$ D
ADD	TOS $\leftarrow$ (C+D)
MUL	TOS $\leftarrow$ (C+D) * (A+B)
POP $\rightarrow$ X	M[X] $\leftarrow$ TOS

To evaluate arithmetic expression on a Stack Computer, it is necessary to convert the expression into reverse polish notation.

The name "Zero-Address" is given to this type of computer because the absence of an address field in the computational instructions.

## one - Address instructions.

One-address instructions use an implied accumulator or  $(AC)$  register for all data manipulation.

For multiplication & division, there is need for a second register. However, here we neglect the second register and assume that the  $AC$  contains the result of all ~~operands~~ operations. the program to evaluate

$$X = (A + B) * (C + D) \text{ is}$$

<del>LOAD</del>			$AC \leftarrow M[A]$
LOAD	A		$AC \leftarrow AC + M[B]$
ADD	B		$M[T] \leftarrow AC$
STORE	T		$AC \leftarrow M[C]$
LOAD	C		$AC \leftarrow AC + M[D]$
ADD	D		$AC \leftarrow AC * M[T]$
MUL	T		$M[X] \leftarrow AC$
STORE	X		

\* All operations are done between the  $AC$  Register and a memory operand.  
 $T$  is the address of a temporary memory location required for storing the intermediate result.

## Zero-Address instructions

A stack-organization computer does not use an address field for the instructions  $ADD$  and  $MUL$ . The  $PUSH$  and  $POP$  instructions however, need an address.

## Three-Address instructions:

Computers with 3-address instruction formats can use each address field to specify either a processor register or a memory operand in programs in assembly language that evaluates  $X = (A + B) * (C + D)$  as shown below, together with comments that explain the registers transfer operation of each instruction.

ADD	R1	A, B	$R1 \leftarrow m[A] + m[B]$
ADD	R2	C, D	$R2 \leftarrow m[C] + m[D]$
MUL	X,	R1, R2	$m[X] \leftarrow R1 * R2$

It is assumed that the computer has two processors registers R1 & R2.

## Two - Address Instructions

The two - address instructions are the most common in commercial computers. Here again each address field can specify either a processor registers or a Memory word. The program to evaluate  $X = (A + B) * (C + D)$  is as follows.

MOV	R <sub>1</sub> , A	$R_1 \leftarrow m[A]$
ADD	R <sub>1</sub> , B	$R_1 \leftarrow R_1 + m[B]$
MOV	R <sub>2</sub> , C	$R_2 \leftarrow m[C]$
ADD	R <sub>2</sub> , D	$R_2 \leftarrow R_2 + m[D]$
MUL	R <sub>1</sub> , R <sub>2</sub>	$R_1 \leftarrow R_1 * R_2$
MOV	X, R <sub>1</sub>	$M[X] \leftarrow R_1$

The mov instruction moves or transfers the operands to and from memory and processor registers. The first symbol listed in an instruction is assumed to be both a source and the destination where the result of the operation is transferred.