


Multiplexer is a Combinational logic circuit used to select only one input among several inputs based on selection lines.


# This can be act as digital switch

# This is also called as data selector

# For a multiplexer there can be  $2^n$  inputs,  $n$  selection line ( $n$  is here selection line) & only one o/p.




example-      2x1 mux Design.



S	Y
0	D <sub>0</sub>
1	D <sub>1</sub>

Y output is depends upon selection input (S).


$$Y = D_0 \bar{S} + D_1 S.$$



ex-  $4 \times 1$  mux  
 $= 2^2 \times 1$  mux

here  $n=2$

\*  $\Rightarrow$   $n=2$  selection input ( $s_0, s_1$ )  
 and  $y$  input  $D_0, D_1, D_2, D_3$



$s_0, s_1$  (or we can say  $s_1$  and  $s_2$ )

The o/p of mux is dependent upon  
 selection lines (not inputs)  
 $D_0, D_1, D_2, D_3$

Truth table  $\rightarrow$


$s_0$	$s_1$	$Y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$



$$Y = D_0 \bar{S}_0 \bar{S}_1 + D_1 \bar{S}_0 S_1 + D_2 S_0 \bar{S}_1 + D_3 S_0 S_1$$


This is the expression for  $4 \times 1 \text{ mux}$

Logic Kkt.



## Decoders

Decoder is a multiple-input, multiple-output logic circuit which decodes  $n$  inputs into  $2^n$  possible o/p's.



$E = 0 \Rightarrow$  Disable the decoder

$E = 1 \Rightarrow$  Enable the decoder

ex- 2 to 4 Decoder, using Combinational ckt.  
 $n = 2$  (inputs)  
 $O/P = 2^2 = 4$

<u>2 input</u>						
E	A	B	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

Enable  $Y_0$  line

\* at a time only one o/p line will enable as input is given

\* o/p line will be enable only when  $E = 1$

DATE: / /


PAGE NO.:

$$Y_3 = AB$$

$$Y_2 = A\bar{B}$$

$$Y_1 = \bar{A}B$$

$$Y_0 = \bar{A}\bar{B}$$





Register  $\rightarrow$  it is the nearest memory of a computer system.  
(Memory nearest to CPU)

Registers are made by using flip-flops. (ex- D-Flip flop)

if a register having  $n$  bit size which basic meaning is that it use  $n$  flip flop.



Register

( $n$  bit Register)



These can be classified as.

- $\rightarrow$  serial in parallel out shift register
- $\rightarrow$  serial in serial out "

~~in~~  
To design the registers we use D Flip flop. Because, the op of D Flip is the input that we provide to it.

Size of Register decides, the no. of Flip-flop required to design it.

# 3 bit Register



\* No clock then shift register contain 000.

when apply the clock then the flip-flop come in working.

in D flip-flop, when we apply the clock then it gives the output, whatever input we apply



\* from the table we can see that the data is stored in register ~~at each~~ after 3 clock pulse

# Total time taken to store 3 bits if clock pulse are  $T$  sec.

sol<sup>n</sup>      3 bit  
3 clock pulse  $= 3T$

each clock  $= T \text{ sec} = 3 \text{ sec}$

total time  $= N \times T \rightarrow$  <sup>number of bit</sup> ~~no. of time~~  
 $= 3 \times T$  <sub>(total clock pulse)</sub>

if  $T = 3 \text{ sec} \Rightarrow$

total time  $= 3 \times 3 \text{ sec}$   
 $= \underline{9 \text{ sec}}$


\* In serial in, parallel out shift registers, we are giving input as serially and observing our output parallelly.

# serial in serial out shift register

DATE: / /

PAGE NO.:

in this types of register we are giving input serially and we are observing o/p as serially.



clk	Input	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0	0
1	0	0	0	0
2	1	1	0	0
3	1	1	1	0
4	0	0	1	1
5	0	0	0	1

Time required in serial in serial out

(S-S)

$$\begin{aligned} \text{time} &= [N + N - 1] T \\ &= [2N - 1] T \end{aligned}$$

here  $N \rightarrow$  number of bits  
 $T \rightarrow$  clock duration

Q. How much time we required to get the serial in parallel out data. ( $N = 3$  bits) and  $T_{\text{clock pulse}} = 2$  ms.

$$\begin{aligned} \text{time} &= NT \\ &= 3 \times 2 \text{ ms} = 6 \text{ ms} \end{aligned}$$

Q. How much time we required to get the serial in serial o/p. for register (data)

$$\begin{aligned} \text{time} &= [N + N - 1] T \\ &= [2N - 1] T = [2 \times 3 - 1] T \\ &= 5T \\ &= 5 \times 2 = 10 \text{ sec.} \end{aligned}$$