
FINAL PROJECT DOCUMENTATION

Single Cycle Processor Design



MiniMIPS testbench() file

```
# first instruction is rl = rl & r3
# instruction = 0000001011001000
# second instruction is r6 = r3 & r7
# instruction = 00000111111110000
# mips.Registers.registers[011] = 0110000000000000000000010001110
# mips.Registers.registers[111] = 1111111111111111111111111
# mips.Register.registers[110] = 011000000000000000000000001110
# mips.Registers.registers[111] =
# mips.Register.registers[110] =
# 3. instruction is rl = rl add r3
# instruction = 0000001011001001
                                      011000000000000000000000001000010
# mips.Registers.registers[001] =
                                      011000000000000000000010001001110
 mips.Registers.registers[011] =
# mips.Register.registers[001] =
                                        11000000000000000000010010010000
# 4. instruction is r6 = r3 add r7
# instruction = 00000111111110001
# mips.Registers.registers[011] = 01100000000000000000001001110
                                       mips.Registers.registers[111] =
# mips.Register.registers[110] =
# 5. instruction is rl = rl sub r3
# instruction = 0000001011001010
01100000000000000000010001001110
 mips.Registers.registers[011] =
                                       # mips.Register.registers[001] =
# 6. instruction is r6 = r3 sub r7
# instruction = 00000111111110010
# instruction = 0000011111110010
# mips.Registers.registers[011] = 011000000000000000000000001111
# mips.Registers.registers[111] = 111111111111111111111111111
# mips.Register.registers[110] = 011000000000000000000000001001111
```

<pre>7. instruction is rl = rl xor r3 instruction = 0000001011001011 mips.Registers.registers[001] = mips.Registers.registers[011] = mips.Register.registers[001] =</pre>	01100000000000000000000000000000000000
<pre>8. instruction is r6 = r3 xor r7 instruction = 0000011111110011 mips.Registers.registers[011] = mips.Registers.registers[111] = mips.Register.registers[110] =</pre>	0110000000000000000000000000001110 111111
<pre>9. instruction is rl = rl nor r3 instruction = 0000001011001100 mips.Registers.registers[001] = mips.Registers.registers[011] = mips.Register.registers[001] =</pre>	00000000000000000000000000000000000000
<pre>10. instruction is r6 = r3 nor r7 instruction = 0000011111110100 mips.Registers.registers[011] = mips.Registers.registers[111] = mips.Register.registers[110] =</pre>	01100000000000000000000000000000000000
<pre>11. instruction is rl = rl or r3 instruction = 0000001011001101 mips.Registers.registers[001] = mips.Registers.registers[011] = mips.Register.registers[001] =</pre>	1001111111111111111111101110110001 011000000
<pre>12. instruction is r6 = r3 or r7 instruction = 0000011111110101 mips.Registers.registers[011] = mips.Registers.registers[111] = mips.Register.registers[110] =</pre>	0110000000000000000000000000001110 111111

```
# 13. instruction is r3 = r1 addi 010101
# instruction = 0001001011010101
# 14. instruction is r7 = r3 addi 010101
# instruction = 0001011111010101
# mips.imm extended =
# 15. instruction is r3 = r1 andi 010101
# instruction = 0010001011010101
# mips.imm extended =
# mips.Register.registers[011] =
                   0000000000000000000000000000010101
# 16. instruction is r7 = r3 andi 010101
# instruction = 0010011111010101
# mips.Registers.registers[011] = 0000000000000000000000000010101
                   000000000000000000000000000010101
# mips.imm extended =
# mips.Register.registers[111] = 0000000000000000000000000010101
# 17. instruction is r3 = r1 ori 010101
# instruction = 0011001011010101
# mips.imm extended =
                   # mips.Register.registers[011] = 111111111111111111111111111111
# 18. instruction is r7 = r3 ori 010101
# instruction = 0011011111010101
# mips.imm extended =
# 19. instruction is r3 = r1 nori 010101
# instruction = 0100001011010101
000000000000000000000000000010101
# mips.imm extended =
# 20. instruction is r7 = r3 nori 010101
# instruction = 0100011111010101
# mips.imm extended =
```


```
# 21. instruction is r3 = r1 < 010101
instruction = 0111001011010101
# mips.Registers.registers[001] =
                                  0000000000000000000000000000010101
 mips.imm extended =
                                  # mips.Register.registers[011] =
# 22. instruction is r7 = r3 < 010101
# instruction = 01110111111010101
                                  # mips.Registers.registers[011] =
 mips.imm extended =
                                  0000000000000000000000000000010101
# mips.Register.registers[111] =
                                  # 23. instruction is $r3 = M[$r1 + 010101]
# instruction = 1000001011010101
# mips.Registers.registers[001] =
                                 mips.imm extended =
                                 0000000000000000000000000000010101
                             20 =
                                 000000000000000000000000000010100
 $r1 + 010101 =
                                 000000000000000000000000000011111
# mips.Register.registers[011]
# 24. instruction is $r7 =
                       M[$r3 + 010101]
# instruction = 10000111111/010101
                                 000000000000000000000000000011111
# mips.Registers.registers[011] =
  mips.imm extended
                                  0000000000000000000000000000010101
                             52 =
  $r3 + 010101 =
                                 0000000000000000000000000000110100
# mips.Register.registers[111] =
                                  data memory.txt
      19
                                 50
                                      0000000000000000000000000000010001
      20
                                 51
                                      214
     52/
                                      000000000000000000000000000010011
 22
      000000000000000000000000000111111
                                      0000000000000000000000000000<mark>010100</mark>
                                 53
 23
      000000000000000000000000001111111
                                 54
                                      00000000000000000000000000000010101
  27. instruction is M[$rl + 010101] = $r3
  instruction = 1001001011010101
                                000000000000000000000000000011111
  mips.Register.registers[011] =
  M[\$r3 + 010101] =
                                000000000000000000000000000011111
  28. instruction is M[$r3 + 010101] = $r7
  instruction = 1001011111010101
                                mips.Registers.registers[111] =
                                M[\$r3 + 010101] =
```

```
# 31. instruction is if(rl == r3) -> pc = pc + 1 + signextend
# instruction = 1001011111010101
# mips.Registers.registers[001] =
                                 000000000000000000000000000011111
# mips.Registers.registers[011] =
# mips.imm_extended =
                                 00000000000000000000000000000000010101
# Before instruction mips.pc.out =
                                 000000000000000000000000000011110
# After instruction mips.pc.out =
                                 00000000000000000000000000011
# 32. instruction is if(r7 == r3) -> pc = pc + 1 + signextend
# instruction = 0110001011000100
# mips.Registers.registers[011] =
                                 000000000000000000000000000011111
                                 # mips.Registers.registers[111] =
                                 # mips.imm extended =
# Before instruction mips.pc.out =
                                 000000000000000000000000000011
# After instruction mips.pc.out =
                                 # 33. instruction is if(rl != r3) -> pc = pc + 1 + signextend
# instruction = 01100111111000100
# mips.Registers.registers[001] =
                                 # mips.Registers.registers[011] =
                                 000000000000000000000000000011111
# mips.imm extended =
                                 # Before instruction mips.pc.out =
                                 # After instruction mips.pc.out =
                                0000000000000000000000000000101101
# 34. instruction is if(r7 != r3) -> pc = pc + 1 + signextend
# instruction = 01100111111000100
                                 000000000000000000000000000011111
# mips.Registers.registers[011] =
# mips.Registers.registers[111] =
                                 # mips.imm extended =
                                 0000000000000000000000000000101101
# Before instruction mips.pc.out =
# After instruction mips.pc.out =
                                000000000000000000000000000110010
```

In this single cycle processor, there are 7 main component: Instruction memory, control unit, Registers, Data memory, ALU, PC and also other components (adders, muxers, sign extenders etc.).


While processing design single cycle processor firstly I draw every component and implement finally wrote testbenches and find problems and then again test for every component.

1- Control unit part




```
k.control_unit_tb
k.control_unit
-current
opcode = 0000 ,RegDst =1, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0,
                                                                                                                                                                                                                              AluOp0 =0, MemWrite=0, AluSrc =0, RegWrite =1, Slti =0,
opcode = 0001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0,
                                                                                                                                                                                                                                AluOp0 =1, MemWrite=0, AluSrc =1,
                                                                                                                                                                                                                                                                                                                     RegWrite =1,
                                                                                                                                                                                                                                                                                                                                                      Slti =0.
opcode = 0010 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, Alu0p2 =0, Alu0p1 =0,
                                                                                                                                                                                                                                AluOp0 =0, MemWrite=0,
                                                                                                                                                                                                                                                                                         AluSrc =1,
                                                                                                                                                                                                                                                                                                                      RegWrite =1,
                                                                                                                                                                                                                                                                                                                                                        Slti =0.
opcode = 0011 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =1, AluOp1 =0,
                                                                                                                                                                                                                                AluOp0 =1, MemWrite=0,
                                                                                                                                                                                                                                                                                         AluSrc =1,
                                                                                                                                                                                                                                                                                                                      RegWrite =1,
                                                                                                                                                                                                                                                                                                                                                        Slti =0.
opcode = 0100 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =1, AluOp1 =0,
                                                                                                                                                                                                                                AluOp0 =0, MemWrite=0,
                                                                                                                                                                                                                                                                                                                      RegWrite =1,
                                                                                                                                                                                                                                                                                                                                                        Slti =0.
                                                                                                                                                                                                                                                                                         AluSrc =1,
opcode = 0101 ,RegDst =0, Branch =1, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =1,
                                                                                                                                                                                                                                AluOpO =0, MemWrite=0,
                                                                                                                                                                                                                                                                                         AluSrc =0,
                                                                                                                                                                                                                                                                                                                      RegWrite =0,
                                                                                                                                                                                                                                                                                                                                                        S1ti =0.
                                                                                                                                                                                                                                AluOpO =0, MemWrite=0,
                                                                                                                                                                                                                                                                                         AluSrc =0,
opcode = 0110 ,RegDst =0, Branch =0, Bneq =1, MemRead =0, MemtoReg =0, Alu0p2 =0, Alu0p1 =1,
                                                                                                                                                                                                                                                                                                                      RegWrite =0,
                                                                                                                                                                                                                                                                                                                                                        Slti = 0.
                                                                                                                                                                                                                                AluOpO =0, MemWrite=0,
                                                                                                                                                                                                                                                                                         AluSrc =1,
opcode = 0111 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =1,
                                                                                                                                                                                                                                                                                                                      RegWrite =1,
                                                                                                                                                                                                                                                                                                                                                        S1ti =1.
opcode = 1000 ,RegDst =0, Branch =0, Bneq =0, MemRead =1, MemtoReg =1, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemtoReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemToReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemToReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Branch =0, Bneq =0, MemRead =0, MemToReg =0, AluOp2 =0, AluOp1 =0, opcode = 1001 ,RegDst =0, Bneq =0, MemRead =0, MemToReg =0, AluOp2 =0, AluOp1 =0, opcode =0, AluOp2 =0, AluOp1 =0, opcode =0, AluOp2 =0, AluOp2 =0, AluOp1 =0, opcode =0, AluOp2 =0, A
                                                                                                                                                                                                                                AluOpO =1, MemWrite=0,
                                                                                                                                                                                                                                                                                         AluSrc =1,
                                                                                                                                                                                                                                                                                                                      RegWrite =1,
                                                                                                                                                                                                                                                                                                                                                        Slti =0,
                                                                                                                                                                                                                                AluOpO =1, MemWrite=1,
                                                                                                                                                                                                                                                                                                                      RegWrite =0,
                                                                                                                                                                                                                                                                                        AluSrc =1,
                                                                                                                                                                                                                                                                                                                                                       Slti =0.
```

"Ayrıca Hocam alu controlü kullanmaya gerek kalmadan control unitten çıkan AluOp sinyallerini kullanıp ve RegDst sinyaliyle R type olup olmadığını kontol edip, instructionin son 3 biti ile muxlayarak bir tasarım yaptım. Ekstra puan imkanı varsa baya iyi olur ."




2- Alu




```
A =00110011001100110011001100110011, B=0011001100110011001100110011, ALUop=000, R=0011001100110011001100110011
A =00110011001100110011001100110011, B=0011001100110011001100110011, ALUop=000, R=0011001100110011001100110011
A =10000001000100100010010100000000, B=0000000011100000000000000000, ALUop=001, R=10000001111100100010010100000000
A =101110111111100111010011111111011, B=111100011111111110000111100110011, ALUop=001, R=10101101111111000111000110011110
A =10101111001100011011001000000011, B=00110011001100110011011100110011, ALUop=001, R=1110001001100100110100100110110
A =00001111001100011011001000000011, B=0011001100110011001101110011011, ALUop=010, R=11011011111111110011110110110010
A =10000001001001001001010100000000, B=000000000110000000000000000, ALUop=011, R=1000000101110010001001010000000
 A =10111011111110011101001111111011, B=11110001111111110000111100110011, ALUop=011, R=010010100000011011101110011001000
 A =10101111001100011011001000000011, B=00110011001100110011011100110011, ALUop=011, R=10011100000000101000100110010000
 A =00000000000000000000001100110011, B=0011001100110011001100110011, ALUop=100, R=1100110011001100110011001100
 A =00001111001100011011001000000011, B=00110011001100110011011100110011, ALUop=100, R=1100000011001100010011001100
 A =10000001000100100100100100000000, B=00000000110000000000000000, ALUop=101, R=100000011110010001001010000000
 A =10110011001100110011001100110011, B=0011001100110011001100110011, ALUop=101, R=10110011001100110011001100110011
 A =101011110011000110110010000000011, B=00110011001100110011011100110011, ALUop=101, R=10111111001100110111011100110011
 A =10110011001100110011001100110011, B=0011001100110011001100110011, ALUop=110, R=0011001100110011001100110011
 A =101110111111110011101001111111011, B=11110001111111110000111100110011, ALUop=110, R=10110001111110010000001100110011
 A =10101111001100011011001000000011, B=00110011001100110011011100110011, ALUop=110, R=001000110011001001001001001001001
A =10110011001100110011001100110011, B=0011001100110011001100110011, ALUop=111, R=0011001100110011001100110011
, A =10111011111110011101001111111011, B=11110001111111110000111100110011, ALUop=111, R=10110001111110010000001100110011
, A =10101111001100011011001000000011, B=00110011001100110011011100110011, ALUop=111, R=001000110011001001001001001001001
```

3- Registers

Break in Module mips_registers_tb at C:/Users/OmerF/Desktop/hw4/mips_registers_tb.v line 64




4- Instruction Memory



```
VSIM 286> step -current
# time = 80, read_mem = 1001000000100000
# time = 120, read_mem = 0000001000010001
# time = 160, read_mem = 0000001000010001
# time = 200, read_mem = 0000001000010001
# time = 240, read_mem = 0000001000010001
# Break in Module instruction_memory_tb at C:
```

5- Data Memory

vsim work.mips_memory_tb



Finally minimips single cycle processor works properly but there is a one point, when lw proceedings' to I cant access right result end of 1 clock, I think this is about the clock design, but this problem handled by repeat instruction processing.

Ömer F. Akduman 1801042094

