



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2021 FALL

Combinational Circuits in Verilog

December 3, 2021

Student name:
Osman Faruk DERDIYOK

Student Number:
b21946036

1 Problem Definition

Combinational circuits are circuits whose outputs, at any instant of time, depend only on the present inputs (the combinational circuits do not use any memory elements). That is, the previous inputs or state of the circuit do not have any effect on its present state.

A combinational circuit performs a specific information-processing operation fully specified logically by a set of Boolean functions. The 'n' input variables come from an external source whereas the 'm' output variables go to an external destination. In many applications, the source or destination are storage registers.

Decoder + Mux = Circuit

2 Solution Implementation (decoder_2x4.v)

```
1 module decoder_2x4(  
2     input[1:0] A,  
3     output[3:0] D  
4 );  
5     assign D[0] = (~A[1] && ~A[0]);  
6     assign D[1] = (~A[1] && A[0]);  
7     assign D[2] = (A[1] && ~A[0]);  
8     assign D[3] = (A[1] && A[0]);  
9 endmodule
```

3 Testbench Implementation (decoder_2x4_tb.v)

Testbench code where we tried all cases for decoder.

```
1 `timescale 1ns / 1ps  
2 module decoder_2x4_tb;  
3     reg[1:0] A_tb;  
4     wire[3:0] D_tb;  
5  
6     decoder_2x4 P1(.A(A_tb),.D(D_tb));  
7  
8     initial begin  
9         #0 A_tb[1]=0; A_tb[0]=0;  
10        #50 A_tb[1]=0; A_tb[0]=1;  
11        #50 A_tb[1]=1; A_tb[0]=0;  
12        #50 A_tb[1]=1; A_tb[0]=1;  
13        #50 $finish();  
14    end  
15 endmodule
```

4 Solution Implementation (mux_4x1.v)

```

1 module mux_4x1(
2     input[3:0] i,
3     input[1:0] s,
4     output F
5 );
6     reg F;
7     always @(i, s) begin
8         case (s)
9             0: F = i[0];
10            1: F = i[1];
11            2: F = i[2];
12            3: F = i[3];
13        endcase
14    end
15 endmodule

```




Figure 1: Resulting MUX's Waveform

*figure 1 will we explained in the result part.

5 Testbench Implementation (mux_4x1_tb.v)

Testbench code where we tried all cases for 4x1 MUX.

```
1  `timescale 1ns / 1ps
2
3
4  module mux_4x1_tb();
5      reg [3:0] a;
6      reg [1:0] s;
7      wire o;
8
9      mux_4x1 DUT(.i(a), .s(s), .F(o));
10
11     initial begin
12
13         s=0;
14         a[0]=1 ; a[1]=0 ; a[2]=0 ; a[3]=0 ; #50
15         a[0]=0 ; a[1]=1 ; a[2]=0 ; a[3]=0 ; #50
16         a[0]=0 ; a[1]=0 ; a[2]=1 ; a[3]=0 ; #50
17         a[0]=0 ; a[1]=0 ; a[2]=0 ; a[3]=1 ; #50
18
19         s=1;
20         a[0]=1 ; a[1]=0 ; a[2]=0 ; a[3]=0 ; #50
21         a[0]=0 ; a[1]=1 ; a[2]=0 ; a[3]=0 ; #50
22         a[0]=0 ; a[1]=0 ; a[2]=1 ; a[3]=0 ; #50
23         a[0]=0 ; a[1]=0 ; a[2]=0 ; a[3]=1 ; #50
24
25         s=2;
26         a[0]=1 ; a[1]=0 ; a[2]=0 ; a[3]=0 ; #50
27         a[0]=0 ; a[1]=1 ; a[2]=0 ; a[3]=0 ; #50
28         a[0]=0 ; a[1]=0 ; a[2]=1 ; a[3]=0 ; #50
29         a[0]=0 ; a[1]=0 ; a[2]=0 ; a[3]=1 ; #50
30
31         s=3;
32         a[0]=1 ; a[1]=0 ; a[2]=0 ; a[3]=0 ; #50
33         a[0]=0 ; a[1]=1 ; a[2]=0 ; a[3]=0 ; #50
34         a[0]=0 ; a[1]=0 ; a[2]=1 ; a[3]=0 ; #50
35         a[0]=0 ; a[1]=0 ; a[2]=0 ; a[3]=1 ; #50
36         $finish();
37     end
38
39 endmodule
```

6 Solution Implementation (circuit.v)

```
1 module circuit(  
2     input a,  
3     input b,  
4     input c,  
5     input d,  
6     output F  
7 );  
8     wire[3:0] outDecoder;  
9     decoder_2x4 D1({a,b},outDecoder);  
10    mux_4x1 D2(outDecoder,{c,d},F);  
11 endmodule
```

7 Testbench Implementation (circuit_tb.v)

Testbench code where we tried all cases for decoder.

```
1 module circuit_tb;  
2  
3 reg a,b,c,d;  
4 wire F;  
5 circuit C(.a(a), .b(b), .c(c), .d(d), .F(F));  
6  
7 initial begin  
8     a = 0; b = 0; c=0; d=0; #50  
9     a = 0; b = 0; c=0; d=1; #50  
10    a = 0; b = 0; c=1; d=0; #50  
11    a = 0; b = 0; c=1; d=1; #50  
12  
13    a = 0; b = 1; c=0; d=0; #50  
14    a = 0; b = 1; c=0; d=1; #50  
15    a = 0; b = 1; c=1; d=0; #50  
16    a = 0; b = 1; c=1; d=1; #50  
17  
18    a = 1; b = 0; c=0; d=0; #50  
19    a = 1; b = 0; c=0; d=1; #50  
20    a = 1; b = 0; c=1; d=0; #50  
21    a = 1; b = 0; c=1; d=1; #50  
22  
23    a = 1; b = 1; c=0; d=0; #50  
24    a = 1; b = 1; c=0; d=1; #50  
25    a = 1; b = 1; c=1; d=0; #50  
26    a = 1; b = 1; c=1; d=1; #50  
27    $finish();  
28 end  
29 endmodule
```

8 Results

There is a 3 result. Respectively, decoder, multiplexer, main circuit. Actually, we don't need the first two one but we can check the accuracy the steps thanks to them.

The funtion: $F(a, b, c, d) = \sum(0, 5, 10, 15)$




Figure 2: Resulting Decoder's Waveform



Figure 3: Resulting Circuit's Waveform

9 Notes

Problem: Due to the most significant ranking of a and b in the inputs we gave, my result was the opposite.

Solution: The parameter we get the decoder is reversed ($i[0] - i[1]$)




Figure 4: Wrong Order




Figure 5: Order of parameters i need before i fix the error

Problem: When using another module, we should pay attention to the parameter order that we need to give. Otherwise it may cost you 5 6 hours. :)

Solution: Change order :D

```
wire[3:0] outDecoder;  
decoder_2x4 D1({a,b},outDecoder);  
mux_4x1 D2(outDecoder,{c,d},F);
```




Figure 6: Parameter order

References

- 231 Lecture notes
- 233 Lecture notes
- <https://tex.stackexchange.com/questions/48632/underscores-in-words-text/48633>