

SoC 를 위한 *Peripheral* 설계


Reference : MicroBlaze.v15 [IHIL]

2024-06-19

Table of Contents

➤ SoC를 위한 Peripheral 설계

1. Xilinx IP
2. Create and Package New IP
3. SPI
 - 1) SPI Master
 - 2) SPI Slave
 - 3) SPI Controller
4. UART
5. AMBA
6. MicroBlaze_Hello World
7. MicroBlaze_LED_Counter
8. MicroBlaze_Peripheral Implementation
9. MicroBlaze_User Logic Interface




10. SPI_Master_IP(MicroBlaze_User Logic Interface)


11. TCP_IP Implementation Using W5500

12. MicroBlaze_Block Memory Interface-1

13. MicroBlaze_Block Memory Interface-2



14. w5500 Interface Implementation



➤ SoC Peripheral RTC Design Project

User Logic Interface Implementation

[SPI Master IP TEST]

[Reference] ■

User Logic Interface Implementation

[Create Block Design]

User Logic Interface Implementation

➤ *SPI Master IP Implementation and Test*

User Logic Interface Implementation

spi_master_ip_test.xpr

➤ *SPI Master IP TEST* → *Sequency*

- *Create Block Design*
- *Blaze Uart & quad_SPI* 추가 및 연결
- *sys_clock & reset* 설정
- *SPI ss, sck Make External*
- *XDC Constraints* 설정
- *Bitstream*
- *Export Hardwar*

User Logic Interface Implementation


spi_master_ip_test.xpr

The screenshot displays the Xilinx Vivado IDE interface for a project named 'project_1'. The 'IP INTEGRATOR' tab is active, and the 'Create Block Design' button is highlighted with a red box. A yellow banner with the text 'Create Block Design' is overlaid on the interface. The 'Project Summary' panel on the right shows the project configuration, including the project name, location, product family (Artix-7), and board part (Basys3). The 'Repository Properties' panel shows the path to the user repository. The 'Design Runs' table at the bottom shows the status of the synthesis and implementation runs.

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	RQA Score	QoR Suggestions	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	
synth_1	constrs_1	Not started																				Vivado Synthesis Defaults (Viva
impl_1	constrs_1	Not started																				Vivado Implementation Default

User Logic Interface Implementation

spi_master_ip_test.xpr



이름 설정 후 OK

User Logic Interface Implementation

spi_master_ip_test.xpr


The screenshot shows the Xilinx Block Design tool interface. The top bar indicates the project name 'BLOCK DESIGN - axi_fnd'. The left sidebar contains tabs for 'Sources', 'Design', 'Signals', and 'Board'. The 'Design' tab is active, showing a list of components in the 'axi_fnd' project. The main workspace is titled 'Diagram' and contains a message: 'This design is empty. Press the + button to add IP.' A red box highlights the '+' button in the toolbar. Below the main workspace, three search results are displayed, each in a separate window:

- Search: microblaze (3 matches)**
 - MicroBlaze
 - MicroBlaze Debug Module (MDM)
 - MicroBlaze MCS
- Search: spi (1 match)**
 - AXI Quad SPI
- Search: uart (2 matches)**
 - AXI UART16550
 - AXI Uartlite

Each search window includes a footer: 'ENTER to select, ESC to cancel, Ctrl+Q for IP details'.

User Logic Interface Implementation

spi_master_ip_test.xpr



User Logic Interface Implementation

Automatically make connections in your design by checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right.



▼ ☒ All Automation (1 out of 1 selected)

☒ microblaze_0

Description

MicroBlaze connection automation generates local memory of selected size, and caches can be configured. MicroBlaze Debug Module, Peripheral AXI Interconnect, Interrupt Controller, a clock source, Processor System Reset are added and connected as needed. A preset MicroBlaze configuration can also be selected.

Information about the options can be found in the tooltips.

Options

Preset	None ▼
Local Memory	32KB ▼
Local Memory ECC	None ▼
Cache Configuration	None ▼
Debug Module	Debug Only ▼
Peripheral AXI Port	Enabled ▼
<input type="checkbox"/> Interrupt Controller	
Clock Connection	New Clocking Wizard ▼




OK

Cancel

User Logic Interface Implementation

spi_master_ip_test.xpr




Clocking Wizard (6.0)

[Documentation](#) [IP Location](#)

IP Symbol

Resource

☒ Show disabled ports

Component Name clk_wiz_1

Board

Clocking Options

Output Clocks

MMCM Settings

Summary

clk Monitor

☐ Enable Clock Monitoring

Primitive

☒ MMCM ☐ PLL

Clocking Features

☒ Frequency Synthesis ☐ Minimize Power
☒ Phase Alignment ☐ Spread Spectrum
☐ Dynamic Reconfig ☐ Dynamic Phase Shift
☐ Safe Clock Startup

Jitter Optimization

☒ Balanced
☐ Minimize Output Jitter
☐ Maximize Input Jitter filtering

Dynamic Reconfig Interface

☒ AXI4Lite ☐ DRP ☐ Phase Duty Cycle Config ☐ Write DR

Output Clock Information

	Input Clock	Port Name	Input Frequency(MHz)		Jitter Options	Input Jitter	Source
<input checked="" type="checkbox"/>	Primary	clk_in1	<input type="text" value="100.000"/>	10.000 - 800.000	UI	0.010	Single ended clock capable p
<input type="checkbox"/>	Secondary	clk_in2	<input type="text" value="100.000"/>	60.000 - 120.000		0.010	Single ended clock capable p


Single ended clock
변경 후 OK

OK

Cancel

User Logic Interface Implementation

spi_master_ip_test.xpr



AXI Quad SPI (3.2)

Documentation IP Location

☒ Show disabled ports

Component Name axi_quad_spi_0

Board IP Configuration

AXI Interface Options

- ☐ Enable XIP Mode
- ☐ Enable Performance Mode

SPI Options

Mode Standard

Transaction Width 8

Frequency Ratio 16 X 1

No. of Slaves 1

- ☒ Enable Master Mode
- ☐ Byte Level Interrupt Enable
- ☒ Enable FIFO

FIFO Depth 16

☒ Enable STARTUP Primitive

☐ Share the un-used startup ports

AUTO ☐ Enable Async Clock Mode

Note:

Please note that the core constraints need to be updated as per your H/W specification.

Please refer PG or commented constraints in the IP generated xdc file (./project_*/project_*.srcs/sources_1/ip/axi_quad_spi_*/axi_quad_spi_*

SPI Options

Mode Standard

Transaction Width 8

Frequency Ratio 16 X 10

No. of Slaves 1

- ☒ Enable Master Mode
- ☐ Byte Level Interrupt Enable
- ☒ Enable FIFO

FIFO Depth 1

☐ Enable STARTUP Primitive

AUTO ☐ Enable Async Clock Mode

Standard**16X10 변경****체크해제**

OK

Cancel

User Logic Interface Implementation

spi_master_ip_test.xpr

Show disabled ports



Component Name *axi_quad_spi_0*

Board IP Configuration

AXI Interface Options

- ☐ Enable XIP Mode
- ☐ Enable Performance Mode

SPI Options

- Mode **Standard**
- Transaction Width **8**
- Frequency Ratio **16** **10** (1...128)
- No. of Slaves **1**

- ☒ Enable Master Mode
- ☐ Byte Level Interrupt Enable
- ☒ Enable FIFO

FIFO Depth **16**

- ☐ Enable STARTUP Primitive

AUTO ☐ Enable Async Clock Mode

체크해제해야 sck 포트 생김.


Note:

Please note that the core constraints need to be updated as per your H/W specification.

Please refer PG or commented constraints in the IP generated xdc file (./project_*/project_*.srcs/sources_1/ip/axi_quad_spi_*/axi_quad_spi_*


User Logic Interface Implementation

spi_master_ip_test.xpr



User Logic Interface Implementation

spi_master_ip_test.xpr



Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.



- ☒ All Automation (7 out of 7 selected)
- ☒ axi_quad_spi_0
 - ☒ AXI_LITE
 - ☒ SPI_0
- ☒ axi_uartlite_0
 - ☒ S_AXI
 - ☒ UART
- ☒ clk_wiz_1
 - ☒ clk_in1
 - ☒ reset
- ☒ rst_clk_wiz_1_100M
 - ☒ ext_reset_in

All Automation 선택

Select an interface pin on the left panel to view its options



OK

Cancel

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.



✓ All Automation (7 out of 7 selected)

✓ axi_quad_spi_0

✓ AXI_LITE

✓ SPI_0

✓ axi_uartlite_0

✓ S_AXI

✓ UART

✓ clk_wiz_1

✓ clk_in1

✓ reset

✓ rst_clk_wiz_1_100M

✓ ext_reset_in

Description

Connect Board Part Interface to IP interface.

Interface: /axi_quad_spi_0/SPI_0

Options

Select Board Part Interface

Custom

2022.1 → 해당없음

2022.2 → SPI_0에서 Custom 변경

(변경안하면 sck 포트 사라짐)

Custom 변경 후 OK




OK

Cancel

User Logic Interface Implementation

spi_master_ip_test.xpr



Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.



✓ All Automation (1 out of 1 selected)

✓ axi_quad_spi_0

✓ ext_spi_clk

Description

Connect clock-pin ({/axi_quad_spi_0/ext_spi_clk}) to selected clock source. Also configure and connect clock-pins of connected bridge-IPs (AXI Interconnect, Smartconnect) as needed. Also infer Processor System Reset block and connect synchronous reset source to associated reset pin(s) as needed.

Clock: /axi_quad_spi_0/ext_spi_clk

clk_wiz_1/clk_out1 (100Mhz) 확인

Source Clock Specification

Clock Source **/clk_wiz_1/clk_out1 (100 MHz)**

Frequency MHz 100


Reference Clocks

Ref_Clk0 Auto

Ref_Clk1 Auto

Ref_Clk2 Auto


확인 후 OK



Cancel

User Logic Interface Implementation

spi_master_ip_test.xpr



User Logic Interface Implementation

spi_master_ip_test.xpr

Port Name 변경

spi_rtl → spi


reset_rtl_0 → reset

clk_100MHz → sys_clock

uart_rtl_0 → usb_uart





Port Name 변경 및 Regenerate → Validate : OK



User Logic Interface Implementation

spi_master_ip_test.xpr



***spi_rtl* → *spi* 변경**

User Logic Interface Implementation


spi_master_ip_test.xpr

Top모듈 생성

(Wrapper에서는 IOBUF를 사용하기 때문에 파형 출력을 위해 output port에 sck, ss 인가하면 에러 발생
→ Top Module(System module)을 생성해 이용)


User Logic Interface Implementation

spi_master_ip_test.xpr




User Logic Interface Implementation

spi_master_ip_test.xpr



User Logic Interface Implementation

spi_master_ip_test.xpr



```

1. `timescale 1ns / 1ps module top(
2.   reset,
3.   sys_clock,
4.   usb_uart_rxd,
5.   usb_uart_txd,
6.   oTP_JA1,
7.   oTP_JA2
8. );
9.   input      reset      ;
10. input      sys_clock   ;
11. input      usb_uart_rxd ;
12. output      usb_uart_txd ;
13. output      oTP_JA1    ;
14. output      oTP_JA2    ;
15. wire        usb_uart_rxd;
16. wire        spi_ss;
17. wire        spi_sck   ;
18. wire        spi_mosi  ;
19. wire        spi_miso  ;
20. wire        oTP_JA1 = spi_ss ;
21. wire        oTP_JA2 = spi_sck ;
22. wire        oTP_JA3 = spi_mosi ;
23. wire        oTP_JA4 = spi_miso ;

```

```

24. spi spi_i (
25.     .reset      (reset      ),
26.     .spi_io0_i   (1'b0      ),
27.     .spi_io0_o   (spi_mosi   ),
28.     .spi_io0_t   (           ),
29.     .spi_io1_i   (spi_miso   ),
30.     .spi_io1_o   (           ),
31.     .spi_io1_t   (           ),
32.     .spi_sck_i   (1'b0      ),
33.     .spi_sck_o   (spi_sck    ),
34.     .spi_sck_t   (           ),
35.     .spi_ss_i    (1'b0      ),
36.     .spi_ss_o    (spi_ss     ),
37.     .spi_ss_t    (           ),
38.     .sys_clock   (sys_clock  ),
39.     .usb_uart_rxd (usb_uart_rxd ),
40.     .usb_uart_txd (usb_uart_txd )
41. );
42. endmodule

```

➔ Bitstream 후 xsa파일 Export 하여 Vitis 실행

User Logic Interface Implementation

cpr

PROJECT MANAGER - spi_test

Sources

Q | | | | | 0

Design Sources (2)

top (top.v) (1)

- Source Node Properties... Ctrl+E
- Open File Alt+O
- Replace File...
- Copy File Into Project
- Copy All Files Into Project Alt+I
- Remove File from Project... Delete
- Enable File Alt+Equals
- Disable File Alt+Minus
- Move to Simulation Sources
- Move to Design Sources

Hierarchy

Source File

top.v

Enable

Location:

Type:

Library:

Size:

Modified:

General

Tcl Console

Q | | | | |

Name

synth

in

+ Add Sources... Alt+A

Report IP Status

C:/Users/parkj/spi_test/spi_test.srscs/sources_1/new/top.v

Q | | | | | | | | | | |

```
1 `timescale 1ns / 1ps
2 module top(reset, sys_clock, usb_uart_rxd, usb_uart_txd, oTP_JA1, oTP_JA2
3 );
4 input reset ;
5 input sys_clock ;
6 input usb_uart_rxd ;
7 output usb_uart_txd ;
8 output oTP_JA1 ;
9 output oTP_JA2;
10
11 wire usb_uart_rxd;
12 wire spi_ss;
13 wire spi_sck ;
14 wire spi_mosi ;
15 wire spi_miso ;
16 wire oTP_JA1 = spi_ss ;
17 wire oTP_JA2 = spi_sck ;
18 wire oTP_JA3 = spi_mosi ;
19 wire oTP_JA4 = spi_miso ;
20 spi spi_i (
21 .reset (reset ),
22 .spi_io0_i (1'b0 ),
23 .spi_io0_o (spi_mosi ),
24 .spi_io0_t ( ),
25 .spi_io1_i (spi_miso ),
26 .spi_io1_o ( ),
27 .spi_io1_t ( ),
```

Add Sources → xdc 파일 추가

INS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	RQA Score	Q
526	0.000	0.024	0.000		0.000	0.199	0	2 CW, 9 Warn		

User Logic Interface Implementation

spi_master_ip_test.xpr

➤ SPI Master IP TEST

▪ XDC Constraints

Basys-3-Master.xdc

1. *## Clock signal*

2. *set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports sys_clock]*
3. *create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports sys_clock]*

4. *set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {reset}]*

5. *##Pmod Header JA*

6. *set_property -dict { PACKAGE_PIN J1 IOSTANDARD LVCMOS33 } [get_ports oTP_JA1];#Sch name = JA1*
7. *set_property -dict { PACKAGE_PIN L2 IOSTANDARD LVCMOS33 } [get_ports oTP_JA2];#Sch name = JA2*
8. *#set_property -dict { PACKAGE_PIN J2 IOSTANDARD LVCMOS33 } [get_ports {JA[2]}];#Sch name = JA3*
9. *#set_property -dict { PACKAGE_PIN G2 IOSTANDARD LVCMOS33 } [get_ports {JA[3]}];#Sch name = JA4*
10. *#set_property -dict { PACKAGE_PIN H1 IOSTANDARD LVCMOS33 } [get_ports {JA[4]}];#Sch name = JA7*
11. *#set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name = JA8*
12. *#set_property -dict { PACKAGE_PIN H2 IOSTANDARD LVCMOS33 } [get_ports {JA[6]}];#Sch name = JA9*
13. *#set_property -dict { PACKAGE_PIN G3 IOSTANDARD LVCMOS33 } [get_ports {JA[7]}];#Sch name = JA10*

14. *##USB-RS232 Interface*

15. *set_property -dict { PACKAGE_PIN B18 IOSTANDARD LVCMOS33 } [get_ports usb_uart_rxd]*
16. *set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 } [get_ports usb_uart_txd]*

17. *## Configuration options, can be used for all designs*

18. *set_property CONFIG_VOLTAGE 3.3 [current_design]*
19. *set_property CFGBVS VCCO [current_design]*

20. *## SPI configuration mode options for QSPI boot, can be used for all designs*

21. *set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]*
22. *set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]*
23. *set_property CONFIG_MODE SPIx4 [current_design]*

User Logic Interface Implementation

spi_master_ip_test.xpr

➤ *SPI Master IP TEST* → *Sequency*

- *Create Block Design*
- *Blaze Uart & quad_SPI* 추가 및 연결
- *sys_clock & reset* 설정
- *SPI ss, sck Make External*
- *XDC Constraints* 설정
- *Bitstream*
- *Export Hardwar*

User Logic Interface Implementation


[SPI Master IP TEST]

✓ *Vitis*

User Logic Interface Implementation

spi_master_ip_test.xpr


➤ SPI Master IP TEST



User Logic Interface Implementation

spi_master_ip_test.xpr

➤ SPI Master IP TEST



User Logic Interface Implementation


spi_master_ip_test.xpr



User Logic Interface Implementation

spi_master_ip_test.xpr


➤ SPI Master IP TEST



User Logic Interface Implementation

spi_master_ip_test.xpr

SPI Master IP TEST



User Logic Interface Implementation

spi_master_ip_test.xpr

New Application Project

Platform

Note: A platform project will be generated automatically in workspace for the selected XSA. It can be customized later.

Select a platform from repository | Create a new platform from hardware (XSA)

Hardware Specification

XSA File:

- C:\Users\parkj\spi_test\top.xsa
- vck190
- vmk180
- zc702
- zc706
- zcu102
- zcu106
- zed
- C:\Users\parkj\spi_test\top.xsa

Browse...

Platform name: top

Export한 xsa 파일 선택

< Back | Next > | Finish | Cancel

User Logic Interface Implementation

spi_master_ip_test.xpr

➤ SPI Master IP TEST

New Application Project

Application Project Details

Specify the application project name and its system project properties

Application project name: SPI_master_test

System Project

Create a new system project for the application or select an existing one from the workspace

Select a system project

- fnd_system
- + Create new...

System project details

System project name: SPI_master_test_system

Target processor

Select target processor for the Application project.

Processor	Associated applications
microblaze_0	SPI_master_test

Show all processors in the hardware specification ☐


Next

< Back **Next >** Finish Cancel

User Logic Interface Implementation


spi_master_ip_test.xpr

➤ SPI Master IP TEST



User Logic Interface Implementation

spi_master_ip_test.xpr



User Logic Interface Implementation

spi_master_ip_test.xpr

```
47
48 #include <stdio.h>
49 #include "platform.h"
50 #include "xil_printf.h"
51 #include "xparameters.h"
52 #include "xuartlite.h"
53 #include "xspi.h"
54 #include "sleep.h"
55 #include "xil_exception.h"
56 XSpi SpiInstance; /* The instance of the SPI device */
57
58 /* definitions for SPI */
59 #define SPI_DEVICE_ID XPAR_SPI_0_DEVICE_ID
60
61 void spi_init(void)
62 {
63     XSpi_Config *ConfigPtr; /* Pointer to Configuration data */
64
65     ConfigPtr = XSpi_LookupConfig(SPI_DEVICE_ID);
66     XSpi_CfgInitialize(&SpiInstance, ConfigPtr, ConfigPtr->BaseAddress);
67     XSpi_SelfTest(&SpiInstance);
68
69     XSpi_SetOptions(&SpiInstance, XSP_MASTER_OPTION );
70     XSpi_Start(&SpiInstance); /* Start SPI */
71     XSpi_IntrGlobalDisable(&SpiInstance); /* Disable interrupt */
72     XSpi_SetSlaveSelect(&SpiInstance, 0x35); /*
73 }
74
75
76 int main()
77 {
78     init_platform();
79     spi_init();
80
81     uint8_t wbuf[3];
82     while(1){
83
```

```
83 while(1){
84
85     wbuf[0] = 0x64;
86     wbuf[1] = 0x64;
87     wbuf[2] = 0x64;
88     wbuf[3] = 0x64;
89     XSpi_Transfer(&SpiInstance, wbuf, NULL, 4);
90
91     usleep(1);
92 }
93
94 cleanup_platform();
95 return 0;
96 }
97
```

SPI로 임의의 4바이트 출력

→ 오실로스코프 활용해 SPI master 동작 원리 확인.

Helloworld.C 수정

User Logic Interface Implementation

spi_master_ip_test.xpr

```
1. #include <stdio.h>
2. #include "platform.h"
3. #include "xil_printf.h"
4. #include "xparameters.h"
5. #include "xuartlite.h"
6. #include "xspi.h"
7. #include "sleep.h"
8. #include "xil_exception.h"

9. XSpi   SpiInstance;    /* The instance of the SPI device */

10. /* definitions for SPI */
11. #define SPI_DEVICE_ID  XPAR_SPI_0_DEVICE_ID

12. void spi_init(void)
13. {
14.     XSpi_Config *ConfigPtr; /* Pointer to Configuration data */

15.     ConfigPtr = XSpi_LookupConfig(SPI_DEVICE_ID);
16.     XSpi_CfgInitialize(&SpiInstance, ConfigPtr, ConfigPtr->BaseAddress);
17.     XSpi_SelfTest(&SpiInstance);

18.     XSpi_SetOptions(&SpiInstance, XSP_MASTER_OPTION);
19.     XSpi_Start(&SpiInstance);          /* Start SPI */
20.     XSpi_IntrGlobalDisable(&SpiInstance); /* Disable interrupt */
21.     XSpi_SetSlaveSelect(&SpiInstance, 0x35); /* */
22. }
```

```
23. int main()

24. {
25.     init_platform();


26.     spi_init();

27.     uint8_t wbuf[3];
28.
29.     while(1){
30.         wbuf[0] = 0x64;
31.         wbuf[1] = 0x64;
32.         wbuf[2] = 0x64;
33.         wbuf[3] = 0x64;
34.         XSpi_Transfer(&SpiInstance, wbuf, NULL, 4);
35.         usleep(1);
36.     }
37.     cleanup_platform();
38.     return 0;
39. }
```



User Logic Interface Implementation


spi_master_ip_test.xpr



SS가 LOW 일 때 SCK 파형이 발생함을 확인할 수 있음

User Logic Interface Implementation

spi_master_ip_test.xpr




1. 전송 시작 부분

*SS*가 *LOW* → 일정 *delay* 후에 *SCK*가 발생(*HIGH*)

User Logic Interface Implementation

spi_master_ip_test.xpr





2. 전송 종료 부분

*SS*의 *HIGH*와 *SCK*의 *LOW*가 동시에 발생

User Logic Interface Implementation

spi_master_ip_test.xpr

```
23. int main()
24. {
25.     init_platform();
26.     spi_init();
27.     uint8_t wbuf[3];
28.
29.     while(1){
30.         wbuf[0] = 0x64;
31.         wbuf[1] = 0x64;
32.         wbuf[2] = 0x64;
33.         wbuf[3] = 0x64;
34.         XSpi_Transfer(&SpiInstance, wbuf, NULL, 4);
35.         usleep(1);
36.     }
37.     cleanup_platform();
38.     return 0;
39. }
```



User Logic Interface Implementation

spi_master_ip_test.xpr

```
23. int main()

24. {
25.     init_platform();



26.     spi_init();


27.     uint8_t wbuf[3];
28.
29.     while(1){
30.         wbuf[0] = 0x64;
31.         wbuf[1] = 0x55;
32.         wbuf[2] = 0x64;
33.         wbuf[3] = 0x55;
34.         XSpi_Transfer(&SpiInstance, wbuf, NULL, 4);
35.         usleep(1);
36.     }
37.     cleanup_platform();
38.     return 0;
39. }
```



User Logic Interface Implementation

spi_master_ip_test.xpr





수고하셨습니다.