
Servo Motor Verilog Design


[Reference] https://datasheetspdf.com/pdf/791970/TowerPro/SG90/1





> Background












> Background

서보모터

- ✓ **서보모터**(servomotor, servo motor)는 범용 기계와 비교해 보면 핸들을 돌리는 손에 해당하는 부분으로 머리에 해당되는 정보처리회로(CPU)의 명령에 따라 공작기계 테이블 등을 움직이게 하는 모터이다.
- ✓ 물체의 위치·방위·자세·회전 속도 등을 제어량으로 하고 목표치의 변화에 뒤따르도록 구성된 자동제어계를 서보기구(servo機構)라하며, 보통 피드백(feed back) 회로를 가지고 있어, 출력의 검출부·목표치와의 오차 증폭부·조작부·제어 대상 등으로 구성된다. 이러한 서보계의 조작부에 사용되는 것이 서보모터인데, 전기식(직류·교류)·유압식·전기유압식으로 된 것들이 있다.

https://ko.wikipedia.org/wiki/%EC%84%9C%EB%B3%B4 %EA%B8%B0%EA%B5%AC




▶ 핀구성: Servo, Vcc, Gnd

■ *Servo* : 서보모터 제어 신호를 받는 핀(*PWM* 제어)

Vcc(5V) : *5V* 전원과 연결


Gnd: BASYS3 pmod의 접지와 연결







➤ Micro Servo (SG90) 의 제어 원리

- PWM 파형의 duty cycle에 따라 각도가 변화.
- Data sheet 상으로 20ms 신호 중 1ms high에서 -90°, 2ms에서 +90°
- 데이터 시트상의 각도와 실제 pwm신호 인가시 각도가 다르므로, 직접 구동하면서 제어신호를 조절












- > Background
- > Module Verilog Code Design









> Servo.xpr

Micro Servo Module(SG90)

➤ MODULE 구현

PROJECT MANAGER → Add Sources











> Servo.xpr

- ➤ MODULE 구현
 - PROJECT MANAGER → Add Sources
 - Create File → servo.v, clockdivider.v , TopModule 생성







- ➤ MODULE 구현
 - 서보 모터 구동을 위한 Verilog HDL code


servo.v

```
1. 'timescale 1ns / 1ps
2. module servo(
3. input clk, reset,
4. input clk10000hz,
5. input sw0,sw1,sw2,sw3,
6. output reg Servo,
7. output reg [1:0] mode
8. );
9. reg [9:0] duty;
10. reg [9:0] cnt_duty;
```

- ❖ 1-10: 입출력 port 및 레지스터 선언
 - clk는 보드상에 장착된 100Mhz, reset은 negedge reset 의 역할
 - clk10000hz: clockdivider에서 10khz clk(0.1msec) 생성
 - *mode* : 서보모터 제어 구분을 위해 선언함
 - *Servo* : 서보모터 제어를 위한 PWM 신호

```
    always @(posedge clk10000hz or negedge reset) begin
    if(~reset) begin
    cnt_duty = 0;
    Servo = 0;
    end else begin
```

❖ 11-15: 리셋시 레지스터 초기화







- ➤ MODULE 구현
 - 서보 모터 구동을 위한 Verilog HDL code

servo.v

```
16.  if(cnt_duty >= 200) cnt_duty = 0;

17.  else cnt_duty = cnt_duty + 1;

18.

19.  if(cnt_duty < duty) Servo = 1;

20.  else Servo = 0;

21.

22.  if(sw0 == 1'b1) mode=2'b00;

23.  else if(sw1 == 1'b1) mode=2'b01;

24.  else if(sw2 == 1'b1) mode=2'b10;

25.  else if(sw3 == 1'b1) mode=2'b11;

26.  else mode=2'b00;

27.
```


```
❖ 16-36: 서보모터 제어 신호 구현
```

- cnt_duty: 200일 때 20ms
- Servo : 20ms 주기로 duty만큼 Servo 신호가 HIGH

```
28. case(mode)
29. 2'b00: duty <= 0;
30. 2'b01: duty <= 7;
31. 2'b10: duty <= 16;
32. 2'b11: duty <= 26;
33. endcase
34.
35. end
36. end
37. endmodule
```

```
❖ 28-32 : duty 7 = 0.7ms (-90 °)
duty 16 = 1.6ms (0°)
Duty 26 = 2.6ms (+90°)
```






> TopModule, clockdivider


```
TopModule.v
   `timescale 1ns / 1ps
2. module TopModule(
3. input clk,
4. input reset,
5. input sw0,sw1,sw2,sw3,
6. output Servo,
7. output [1:0] mode
8. );
9. clockdivider clockdivider(
      .clk(clk),
10.
11.
      .reset(reset),
12.
      .clk10000hz(w clkout)
13. );
14. servo servo(
15.
      .clk(clk),
16.
      .reset(reset),
      .clk10000hz(w_clkout),
17.
18.
      .sw0(sw0),
19.
      .sw1(sw1),
20.
      .sw2(sw2),
21.
      .sw3(sw3),
      .Servo(Servo),
23.
      .mode(mode)
24.
25.);
26. endmodule
```

```
clockdivider.v
1. `timescale 1ns / 1ps
2. module clockdivider (
  input clk,
     input reset,
     output reg_clk10000hz
6. );
    reg [25:0] cnt = 0;
    always @(posedge clk, negedge reset) begin
     if (~reset) begin
10.
      cnt \leq 0;
11. end else begin
12.
      if(cnt == (5 \ 000 - 1)) begin
13.
       cnt \leq 0:
14.
       clk10000hz \le -clk10000hz;
15.
      end else begin
16.
       cnt \leq cnt + 1;
17.
      end
18.
     end
19. end
20.endmodule
```



- > Background
- > Module Verilog Code Design
- > XDC










✓ xdc pin-mapping 완료 후 실습



```
set property -dict { PACKAGE PIN W5 IOSTANDARD LVCMOS33 } [get ports clk]
create clock-add-name sys clk pin-period 10.00-waveform {0.5} [get ports clk]
## Switches
set property -dict { PACKAGE PIN R2 IOSTANDARD LVCMOS33 } [get ports {reset}]
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports {sw0}]
set property -dict { PACKAGE PIN V16 IOSTANDARD LVCMOS33 } [get ports {sw1}]
set property -dict { PACKAGE PIN W16 IOSTANDARD LVCMOS33 } [get ports {sw2}]
set property -dict { PACKAGE PIN W17 IOSTANDARD LVCMOS33 } [get ports {sw3}]
## LEDs
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports {mode[0]}]
set property -dict { PACKAGE PIN E19 IOSTANDARD LVCMOS33 } [get ports {mode[1]}]
##Pmod Header JC
set property -dict { PACKAGE PIN K17 IOSTANDARD LVCMOS33 } [get ports {Servo}];#Sch name = JC1
##USB-RS232 Interface
set property -dict { PACKAGE PIN B18 IOSTANDARD LVCMOS33 } [get ports usb uart rxd]
set property -dict { PACKAGE PIN A18 IOSTANDARD LVCMOS33 } [get ports usb uart txd]
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for OSPI boot, can be used for all designs
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set property CONFIG MODE SPIx4 [current design]
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for OSPI boot, can be used for all designs
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set property CONFIG MODE SPIx4 [current design]
```







- > Background
- Module Verilog Code Design
- $\rightarrow XDC$


(a)


> Program Device and Result



✓ Program Device & Result







수고하셨습니다.