Xilinx Vivado Design Suite

- 1. Vivado Design Suite
- 2. Vivado IDE
- 3. Project 생성
- 4. 설계 입력
- 5. RTL Simulation
- 6. Design Synthesis
- 7. Design Implementation
- 8. FPGA Device Programming


Verilog HDL

Xilinx Vivado Design Suite

6. 설계합성(Design Synthesis)

2

- □ Synthesis에서 이용할 수 있는 프로세스들
 - ❖ Constraints Wizard: Timing constraints 생성
 - ❖ Edit Timing Constraints: Timing constraints 수정
 - ❖ Set Up Debug: Debug 코어 설정
 - Report Timing Summary
 - * Report Clock Networks
 - * Report Clock Interaction
 - * Report Methodology
 - * Report DRC
 - * Report Utilization
 - * Report Power
 - ❖ Schematic: 합성 후의 회로도 보기




Verilog HDL

Xilinx Vivado Design Suite

- Report 생성

13-1




3

4

Verilog HDL

Xilinx Vivado Design Suite

6. 설계합성(Design Synthesis)




Verilog HDL

Xilinx Vivado Design Suite

13-2

□ Timing Constraints 설정
❖ Primary clock,
input/output delay 등
합성 과정에 적용되는
constraints 설정



Verilog HDL


Xilinx Vivado Design Suite

6. 설계합성(Design Synthesis)

6

5


■ Timing Constraints 수정



Verilog HDL

Xilinx Vivado Design Suite

□ Xilinx Design Constraints(XDC) 파일 확인




Verilog HDL

Xilinx Vivado Design Suite

6. 설계합성(Design Synthesis)

8







Verilog HDL

Xilinx Vivado Design Suite

9

■ Synthesis 실행






Verilog HDL

Xilinx Vivado Design Suite

6. 설계합성(Design Synthesis)

10



Verilog HDL

Xilinx Vivado Design Suite