Xilinx Vivado Design Suite

- 1. Vivado Design Suite
- 2. Vivado IDE
- 3. Project 생성
- 4. 설계 입력
- 5. RTL Simulation
- 6. Design Synthesis
- 7. Design Implementation
- 8. FPGA Device Programming

Verilog HDL

Xilinx Vivado Design Suite

8. FPGA 디바이스 프로그래밍

2

- □ FPGA 디바이스에 직접 프로그래밍
 - ❖ 장비의 전원을 OFF 시키면 프로그래밍 정보가 소실됨
- □ Flash 메모리에 프로그래밍
 - ❖ 비휘발성 Flash 메모리에 저장되므로, 장비의 전원을 OFF 시켜도 프로그래밍 정보가 유지됨
 - ❖ Bitstream 파일을 mcs 파일로 변환 후, Flash 메모리에 저장

Verilog HDL

8.1 FPGA 디바이스 프로그래밍

> IP INTEGRATOR

> SIMULATION

> RTL ANALYSIS

> IMPLEMENTATION

PROGRAM AND DEBUG

Open Target

Eile Edit Flow Iools Reports Window Layout View Help Q- Quick • ring_counter_sop (ring_counter_sop.v) Launch the selected synthesis or implementation runs and ge Launch directory: See Sefault Launch Directory>

∨
□ Design Sources (2)

> = Verilog (1)

>
Constraints (1)

A Launch Runs

?

Simulation Sour

Launch runs on local host: Number of jobs: 4

Generate scripts only

Don't show this dialog again

3

Verilog HDL

Oper

> PROJECT M

> IP INTEGRAT

> SIMULATION

> SYNTHESIS

> IMPLEMENTA

PROGRAM

❖ Bitstream 파일 생성

project_1 - [D:/Vivado-Lab/project_1/project_1.xpr] - Vivad Eile Edit Flow Tools Reports Window La

Project Manager

Run Simulation

Run Synthesis

Hardware Manager

Open Hardware Manager

Generate Bitstream

Create Rugs...

Open Static Simulation...

Open Elaborated Design New Elaborated Design...

Open Synthesized Design New Synthesized Design...

Open Implemented Design

Create Block Design


Settings

Xilinx Vivado Design Suite

8.1 FPGA 디바이스 프로그래밍

4


Cancel




Verilog HDL

8.1 FPGA 디바이스 프로그래밍

5



- ❖ 실습장비 전원 ON
- Open target
- ***** Auto Connect




Verilog HDL

Xilinx Vivado Design Suite

8.1 FPGA 디바이스 프로그래밍

6

- ❖ FPGA 디바이스 선택
- ❖ Program Device 실행




Verilog HDL

8.1 FPGA 디바이스 프로그래밍

7

- ❖ Bitstream 파일 선택
- ❖ Program Device 실행




Verilog HDL

Xilinx Vivado Design Suite

8.2 Flash Memory 프로그래밍

8


- ❖ 실습 키트에 장착된 configuration ROM 이용
 - > s25FL128s (128 Mb) SPI Flash Memory (Spansion)
- ❖ 비트 스트림 파일을 configuration ROM에 저장할 수 있는 .mcs 파일로 변환



Verilog HDL

Xilinx Vivado Design Suite

13-4




Verilog HDL

Xilinx Vivado Design Suite


8.2 Flash Memory 프로그래밍

10

9



Verilog HDL




Verilog HDL

Xilinx Vivado Design Suite

8.2 Flash Memory 프로그래밍

12

11



> PROJECT MANAGER

> IP INTEGRATOR

> RTL ANALYSIS

> SYNTHESIS

> IMPLEMENTATION

➤ PROGRAM AND DEBUG

Generate Bitstream


Open Hardware Manager

Program Device

Add Configuration Memory De

Open Target

- ❖ 실습장비 전원 ON
- Open target
- Auto Connect




Verilog HDL

Xilinx Vivado Design Suite

13-6

13

❖ Configuration Memory Device 추가




Verilog HDL

Xilinx Vivado Design Suite

8.2 Flash Memory 프로그래밍

14


❖ Configuration Memory Device 추가



Verilog HDL

15

- ❖ Flash 메모리 선택
- ❖ Program Configuration Memory 실행




Verilog HDL

Xilinx Vivado Design Suite

8.2 Flash Memory 프로그래밍


16



Verilog HDL

17

❖ Flash 메모리 정보 지우기



Verilog HDL