1

Verilog HDL 개요(2)


Kyung-Wook Shin kwshin@kumoh.ac.kr

School of Electronic Eng., Kumoh National Institute of Technology

Verilog HDL Verilog HDL 개요 K.W. SHIN

Learning Map

2



Verilog HDL Verilog HDL 개요 K.W. SHIN



수박? 호박?

Verilog HDL Verilog HDL 개요 K.W. SHIN

수박과 호박의 차이

4

HDL(Hardware Description Language)

C Program

```
main() {
  int bitw_a, bitw_b, bitw_rbpp, bitw, a, b;
  int deci_a, deci_b;
  int bin_a[64], bin_b[64];
  int bin_z[128];
  int rec[32][4];
  int pp[32][65];
  int cor[32], cor_vec[32][2];
  int rbpp[32][67][2];

if(bitw_b%2 == 1)
    num_bpp = (bitw_b+1)/2;
  else
    num_bpp = bitw_b/2;

Mba(bin_b,rec,cor,num_bpp,fp);


PPgen(bin_a,rec,bitw_a,num_bpp,pp,cor,fp);
```

HDL is used to design hardware, Not to program software

Verilog HDL Verilog HDL 개요 K.W. SHIN

Verilog HDL 개요






Verilog HDL Verilog HDL 개요 K.W. SHIN


Verilog HDL의 모듈

6



Verilog HDL 기요 K.W. SHIN


Verilog HDL의 모듈



 $\begin{tabular}{lll} Verilog HDL & Verilog HDL $\mathbb{M} \Omega$ & K.W. SHIN \\ \end{tabular}$

Verilog 모델링 예

□ 게이트 프리미티브를 이용한 모델링 예 (반가산기 회로)




Verilog HDL Verilog HDL 개요 K.W. SHIN

1-4

7

Verilog 모델링 예

□ 연속 할당문을 이용한 모델링



```
module half_adder2(a, b, sum,
cout);
  input a, b;
  output sum, cout;


  assign cout = a & b;
  assign sum = a ^ b;
endmodule
```

Verilog HDL Verilog HDL 개요 K.W. SHIN

Verilog 모델링 예

10

□ 행위수준 모델링 (조합논리회로)



```
module mux2b_if(in0, in1, sel, out);
  input [1:0] in0, in1;
  input sel;
  output [1:0] out;
  reg [1:0] out;


  always @(sel or in0 or in1) begin
  if (sel ==0)
    out = in0;
  else
    out = in1;
  end
endmodule
```

Verilog HDL Verilog HDL 개요 K.W. SHIN

11

□ 행위수준 모델링 (순차회로)

❖ 클록의 상승에지에서 동작하는 D 플립플롭



endmodule

Verilog HDL


Verilog HDL 개요

K.W. SHIN

Verilog 모델링 예

12

□ 하위 모듈 인스턴스를 이용한 구조적 모델링



Verilog HDL

Verilog HDL 개요

K.W. SHIN