



# Full Custom IC Design


Cadence Virtuoso

---

Ph. D. ByoungJin Lee  
byoungjin@hanmail.net  
010 2026 3457

# 2\*1 MUX (MULTipleXer)

VLSI Circuits Design Example







# CONTENTS

---


## Tools

**Cadence Virtuoso Schematic Editor / Layout Editor**

**Cadence Virtuoso Spectre / ADE**

**Assura DRC / LVS**

**GPDK090**



# 순서

- 2\*1 MUX
- Circuit design(logic gate, Switch)
- Schematic
- Circuit simulation
- Layout
- DRC, LVS

# 2\*1 MUX(Multiplexer)

- 복수회로에서 입력되는 2개의 신호 중 어느 하나의 입력신호를 선택하여 출력회로에 보내주는 논리 회로


$$F = \overline{S_0}A + S_0B$$

MUX 진리표		
IN	S0	OUT
A	0	A
B	1	B


# 구현 방법

- CMOS Tr.로 스위치를 구현하여 2\*1 MUX를 구성하였다.
- Tr.의 수를 줄일 수 있는 장점이 있다.
- Logic gate
  - (Inverter 1개) (2) + (2Nand 3개)  $4*3=14$ 개
- CMOS switch
  - (CMOS) 4개 + (Inverter 1개) 2=6개

# Schematic(Logic gate)




# Schematic(Switch)







# 2\*1 MUX simulation setup




# Wave Form




## 2\*1 MUX 블록 외부 PORT



# Inverter Schematic




# Switch Schematic





# Inverter (Layout)



# Inverter (DRC)

Run Assura DRC@nineplus4

Layout Design Source:  Compare two layouts: ☐

Library:  Cell:  View:

Save Extracted View: ☐ View Name:

Area To Be Checked:

Run Name:  Run Directory:

Run Location:

View Rules Files: ☒ Technology:  Rule Set:

☐ Rules File:

Switch Names:

☐ RSF Include:

Variable	Value	Default	Description
<input type="button" value="None"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>


View avParameters: ☐  8 avParameters are set.

View Additional Functions: ☒ No additional functions are set.


☐ Use avFlattenCell Function ☐ Use joinableNet Function

☐ Create New Layout Database ☐ Use changeLabel Function


Enable limitDrcCheck: ☐



# Inverter (LVS)



# Switch (Layout)



# Switch (DRC)

Run Assura DRC@nineplus4

Layout Design Source:  Compare two layouts: ☐

Library:  Cell:  View:

Save Extracted View: ☐ View Name:

Area To Be Checked:

Run Name:  Run Directory:

Run Location:

View Rules Files: ☒ Technology:  Rule Set:

☐ Rules File:

Switch Names:

☐ RSF Include:

Variable	Value	Default	Description
<input type="button" value="None"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>


View avParameters: ☐  8 avParameters are set.

View Additional Functions: ☒ No additional functions are set.

☐ Use avFlattenCell Function ☐ Use joinableNet Function


☐ Create New Layout Database ☐ Use changeLabel Function

Enable limitDrcCheck: ☐







# Switch (LVS)





# 2\*1 MUX Layout(logic gate)




# 2\*1 MUX Layout – All Detail



# 2\*1 MUX DRC(logic gate)




# 2\*1 MUX LVS(logic gate)





# 2\*1 MUX Layout (switch)



# 2\*1 MUX DRC(switch)

Run Assura DRC@korchamedu

Layout Design Source: DFII ☒ Compare two layouts ☐ Generate LyL Compare Rules...

Library: BSH Cell: MUX\_21\_SW View: layout Browse...

Save Extracted View ☐ View Name: drc\_extracted

Area To Be Checked: Full

Run Name: 21MUX\_SW Run Directory: ./DRC

Run Location: local

View Rules Files ☒ Technology: gpd090 Rule Set: default

☐ Rules File: /home/std007/gpd090\_v4.6/assura/drc.ru1 View... Reload

Switch Names: Set Switches

☐ RSF Include: View...


Variable	Value	Default	Description
None			

View avParameters ☐ Modify avParameters... 8 avParameters are set.


View Additional Functions ☐ No additional functions are set.

Enable limitDrcCheck ☐

OK Cancel Apply Defaults Load State Save State View RSF Help



# 2\*1 MUX LVS(switch)



# 크기 비교

Area	2X1 MUX
LOGIC ( $\mu m^2$ )	27.62
SWITCH ( $\mu m^2$ )	15.69
면적 감소	43.19% 감소

Area	2X1 MUX
LOGIC (TR개수)	14
SWITCH (TR개수)	6
TR 감소(개)	8



Thank You

---

Q & A