




Full Custom IC Design


Cadence Virtuoso

Ph. D. ByoungJin Lee



4*1 MUX (MUltipleXer)

VLSI Circuits Design Example





CONTENTS


Tools

Cadence Virtuoso Schematic Editor / Layout Editor

Cadence Virtuoso Spectre / ADE

Assura DRC / LVS

GPDK090



순서

- 4*1 MUX
- Circuit design(logic gate, Switch)
- Schematic
- Circuit simulation
- Layout
- DRC, LVS

4*1 MUX(Multiplexer)

- 복수회로에서 입력되는 4개의 신호 중 어느 하나의 입력신호를 선택하여 출력회로에 보내주는 논리 회로

$$OUT = \overline{S1} \cdot \overline{S0} \cdot A + \overline{S1} \cdot S0 \cdot B + S1 \cdot \overline{S0} \cdot C + S1 \cdot S0 \cdot D$$

MUX 진리표		
S1	S0	OUT
0	0	A
0	1	B
1	0	C
1	1	D

구현 방법


- CMOS Tr.로 스위치를 구현하여 4*1 MUX를 구성하였다.
- Tr.의 수를 줄일 수 있는 장점이 있다.

- Logic gate


- (Inverter) 2×2 + (3Nand) 4×6 + (4Nand) 1×8 = 36개

- CMOS switch


- (CMOS) 2×6 + (Inverter) 2×2 = 16개




Schematic(Logic gate)




Schematic(Switch)




4*1 MUX simulation setup




Wave Form




Wave Form




4*1 MUX 블록 외부 PORT




Inverter Schematic



Switch Schematic



Inverter (Layout)



Inverter (DRC)

Run Assura DRC@nineplus4

Layout Design Source: Compare two layouts: ☐

Library: Cell: View:

Save Extracted View: ☐ View Name:

Area To Be Checked:

Run Name: Run Directory:

Run Location:

View Rules Files: ☒ Technology: Rule Set:

☐ Rules File:

Switch Names:

☐ RSF Include:

Variable	Value	Default	Description
<input type="button" value="None"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>


View avParameters: ☐ 8 avParameters are set.

View Additional Functions: ☒ No additional functions are set.


☐ Use avFlattenCell Function ☐ Use joinableNet Function

☐ Create New Layout Database ☐ Use changeLabel Function


Enable limitDrcCheck: ☐



Inverter (LVS)



Switch (Layout)



Switch (DRC)

Run Assura DRC@nineplus4

Layout Design Source: Compare two layouts: ☐

Library: Cell: View:

Save Extracted View: ☐ View Name:

Area To Be Checked:

Run Name: Run Directory:

Run Location:

View Rules Files: ☒ Technology: Rule Set:

☐ Rules File:

Switch Names:

☐ RSF Include:

Variable	Value	Default	Description
<input type="button" value="None"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>


View avParameters: ☐ 8 avParameters are set.

View Additional Functions: ☒ No additional functions are set.


☐ Use avFlattenCell Function ☐ Use joinableNet Function

☐ Create New Layout Database ☐ Use changeLabel Function


Enable limitDrcCheck: ☐




Switch (LVS)



4*1 MUX Layout(logic gate)



4*1 MUX Layout



4*1 MUX DRC(logic gate)

Run Assura DRC@nineplus4

Layout Design Source: Compare two layouts: ☐ [Generate Lvl Compare Rules...](#)

Library: Cell: View: [Browse...](#)

Save Extracted View: ☐ View Name:

Area To Be Checked:

Run Name: Run Directory: [...](#)

Run Location:

View Rules Files: ☒ Technology: Rule Set:

☐ Rules File: [View...](#) [Reload](#)

Switch Names: [Set Switches](#)

☐ RSF Include: [View...](#)

Variable	Value	Default	Description
<input type="text" value="None"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>

View avParameters: ☐ [Modify avParameters...](#) 8 avParameters are set.


View Additional Functions: ☒ No additional functions are set.

☐ Use avFlattenCell Function ☐ Use joinableNet Function


☐ Create New Layout Database ☐ Use changeLabel Function

Enable limitDrcCheck: ☐


[OK](#) [Cancel](#) [Apply](#) [Defaults](#) [Load State](#) [Save State](#) [View RSF](#) [Help](#)




4*1 MUX LVS(logic gate)



4*1 MUX Layout(Switch)



4*1 MUX Layout(Switch)



4*1 MUX DRC(Switch)

Run Assura DRC@nineplus4

Layout Design Source: Compare two layouts: ☐ [Generate Lvl Compare Rules...](#)

Library: Cell: View: [Browse...](#)

Save Extracted View: ☐ View Name:

Area To Be Checked:

Run Name: Run Directory: [...](#)

Run Location:

View Rules Files: ☒ Technology: Rule Set:

☐ Rules File: [View...](#) [Reload](#)

Switch Names: [Set Switches](#)

☐ RSF Include: [View...](#)

Variable	Value	Default	Description
<input type="text" value="None"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>

View avParameters: ☐ [Modify avParameters...](#) 8 avParameters are set.


View Additional Functions: ☒ No additional functions are set.

☐ Use avFlattenCell Function ☐ Use joinableNet Function


☐ Create New Layout Database ☐ Use changeLabel Function

Enable limitDrcCheck: ☐

[OK](#) [Cancel](#) [Apply](#) [Defaults](#) [Load State](#) [Save State](#) [View RSF](#) [Help](#)



4*1 MUX LVS(Switch)



크기 비교

	Logic gate	Switch
가로(um)	13.38	6.37
세로(um)	7.4	7.56

	Logic gate	Switch
Tr. 수	36	16
Tr. 수		20개 감소



Thank You

Q & A