Xilinx Vivado Design Suite


- 1. Vivado Design Suite
- 2. Vivado IDE
- 3. Project 생성
- 4. 설계 입력
- 5. RTL Simulation
- 6. Design Synthesis
- 7. Design Implementation
- 8. FPGA Device Programming


Verilog HDL

Xilinx Vivado Design Suite

3.1 Project 생성 – New Project

2





Verilog HDL


Xilinx Vivado Design Suite

13-1

3.1 Project 생성 – New Project

3

☐ Project Name, Location 설정




Verilog HDL

Xilinx Vivado Design Suite

3.1 Project 생성 – New Project

4

■ Project Type 설정




Verilog HDL


Xilinx Vivado Design Suite

3.2 Project 생성 – Add Sources

5

■ Add or Create Sources





Verilog HDL


Xilinx Vivado Design Suite

3.3 Project 생성 – Add Constraints

6

Add Constraints

❖ Constraint 파일(Xilinx Design Constraint; XDC) 생성 및 기존 파일 추가




Verilog HDL

Xilinx Vivado Design Suite

3.4 Project 생성 – Default Part

□ Default Part; FPGA 디바이스 및 보드 선택 (xc7s75fgga484-1)




7

Verilog HDL

Xilinx Vivado Design Suite

3.5 Project 생성 – Project Summary

■ New Project Summary




Verilog HDL

Xilinx Vivado Design Suite

13-4

3.6 Project 생성 – 완료된 상태



9

Verilog HDL

Xilinx Vivado Design Suite

13-5