
Full Custom IC Design


Cadence Virtuoso

Ph. D. ByoungJin Lee byoungjin@hanmail.net 010 2026 3457



2*1 MUX (MUltipleXer)


VLSI Circuits Design Example



CONTENTS

Tools

Cadence Virtuoso Schematic Editor / Layout Editor
Cadence Virtuoso Spectre / ADE
Assura DRC / LVS
GPDK090



순 서

- 2*1 MUX
- Circuit design(logic gate, Switch)
- Schematic
- Circuit simulation
- Layout
- DRC, LVS

2*1MUX(Multiplexer)

• 복수회로에서 입력되는 2개의 신호 중 어느 하나의 입력신호를 선택하여 출력회로에 내보내주는 논리 회로


$$F = \overline{So}A + SoB$$

MUX 진리표		
IN	S0	OUT
А	0	Α
В	1	В


구현 방법

- CMOS Tr.로 스위치를 구현하여 2*1 MUX를 구성하였다.
- Tr.의 수를 줄일 수 있는 장점이 있다.
 - Logic gate
 - (Inverter 1개) (2) + (2Nand 3개) 4*3=14개
 - CMOS switch
 - (CMOS) 4개 + (Inverter 1개) 2=6개


Schematic(Logic gate)



Schematic(Switch)




2*1 MUX simulation setup




Wave Form




2*1 MUX 블록 외부 PORT




Inverter Schematic




Switch Schematic



Inverter (Layout)




Inverter (DRC)







Inverter (LVS)



Switch (Layout)




Switch (DRC)







Switch (LVS)




2*1 MUX Layout(logic gate)




2*1 MUX Layout – All Detail




2*1 MUX DRC(logic gate)







2*1 MUX LVS(logic gate)




2*1 MUX Layout(switch)






2*1 MUX DRC(switch)





2*1 MUX LVS(switch)



크기 비교

Area	2X1 MUX
LOGIC (μm^2)	27.62
SWITCH (μm^2)	15.69
면적 감소	43.19% 감소

Area	2X1 MUX
LOGIC (TR개수)	14
SWITCH (TR개수)	6
TR 감소(개)	8

