MINI RISC Opcodes				Syntax															
Category	TAG	Description	Mnemonic	15	14	13	12	11	1 10	0	9	8	7	6	5 4	1	3	2	1
		No Operation	NOP	0	0	0	0	(X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
R- TYPE	ALU	Multiply 2 regs and store in 3rd	MUL	0	0	0	0	1	I X	Х	Х	reg	_1		reg2			Х	Х
R- TYPE	ALU	Subtract 2 regs and store in 3rd	SUB	0	0	0	1	() res			reg	_1		reg2			Х	Х
R- TYPE	ALU	Divide 2 regs and store in 3rd	DIV	0	0	0	1	1	I X	Х	X	reg	_1		reg2			Х	Х
R- TYPE	ALU	Complement all the bits in reg	NOT	0	0	1	0	() res			reg	_1		Х	Х	Х	Х	Х
R- TYPE	ALU	AND 2 regs and store in 3rd	AND	0	0	1	0	1	res			reg	_1		reg_	2		Х	Х
R- TYPE	ALU	OR 2 regs and store in 3rd	OR	0	0	1	1	() res			reg	_1		reg_	2		Х	Х
R- TYPE	ALU	XOR 2 regs and store in 3rd	XOR	0	0	1	1	1	res			reg	_1		reg_	2		Х	Х
R- TYPE	ALU	Increment	INC	0	1	0	0	() res			reg	_1		X	X	Х	Х	Х
R- TYPE	ALU	Compare 2 registers	CMP	0	1	0	0	1	I X	Х	X	reg	_1		reg_	2		Х	Х
R- TYPE	ALU	Rotate Right	RR	0	1	0	1	() res			reg	_1		Х	Х	Х	Х	Х
R- TYPE	ALU	Rotate Left	RL	0	1	0	1	1	res			reg	_1		Х	X	Х	Х	Х
R- TYPE	ALU BIT	Set Bit	SETB	0	1	1	0	() reg			reg	_bit_p	osition		X	Х	Х	Х
R- TYPE	ALU BIT	Clear Bit	CLRB	0	1	1	0	1	reg			reg	_bit_p	osition		X	Х	Х	Х
R- TYPE	ALU BIT	Complement Bit	CPLB	0	1	1	1	() reg			reg	_bit_p	osition		X	Х	Х	Х
R- TYPE	ALU BIT	Set Flag	SETF	0	1	1	1	1	I X	Х	Х	flag	_bit_p	osition		Х	Х	Х	Х
R- TYPE	ALU BIT	Clear Flag	CLRF	1	0	0	0	() X	X	X	flag	_bit_p	osition		X	Х	Х	Х
R- TYPE	ALU BIT	Complement Flag	CPLF	1	0	0	0	1	I X	Х	Х	flag	_bit_p	osition		Х	Х	Х	Х
B- TYPE	BRANCH	load addr to jump to	LOADBR	1	0	0	1	() 11 b	it add	Iress								
B- TYPE	BRANCH	Jump if flag it is set	JF	1	0	0	1	1	ı X	Х	Х	flag	_bit_p	osition		Х	Х	Х	Х
M- TYPE	RAM	Loads byte held at an address	LOAD	1	0	1	0	(reg			[rec	[2] (ha	s addr) X	Х	Х	Х	Х
M- TYPE	RAM	Stores value in reg to memory	STORE	1	0	1	0	1	reg			[rec	[2] (ha	s addr) X	Х	Х	Х	Х
I- TYPE	IMMEDIATE	Loads Immediate byte to reg	LBL	1	0	1	1	(0 reg Immediate_byte										
I- TYPE	IMMEDIATE	Loads byte held at an address, to upper 16 bits	LBH	1	0	1	1	1	1 reg Immediate_byte										
Uncategorized	REG	Move from reg a to reg b	MOV	1	1	0	0	(0 destination				source			Х	Х	Х	Х
R-TYPE	ALU	ADD 2 regs and store in 3rd	ADD	1	1	0	0	1	1 res			reg_1			reg2	reg2			Х
Uncategorized				1	1	0	1	(X	Х	Х	reg							
Uncategorized				1	1	0	1	1	I X	Х	Х	Por	t bit	positior	1				
Uncategorized				1	1	1	0	(X	Χ	Х	Х	X	X	Х	Х	Х	Х	Х
Uncategorized	INPUT	Move to registers from I/O pins	MOVIN	1	1	1	0	1	ı X	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х
Uncategorized	INPUT	Mov IO Bit to IO flag	MOVB	1	1	1	1	(X	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х
Uncategorized	MISC	Halt or Stop execution	HALT	1	1	1	1	1	ı X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
-														'	'			'	