## 54/74198

### 8-BIT R/L SHIFT REGISTER


**DESCRIPTION** — The '198 features synchronous parallel load, hold, shift right and shift left modes, as determined by the Select (So, S1) inputs. State changes are initiated by the rising edge of the clock. An asynchronous Master Reset (MR) input overrides all other inputs and clears the register. The '198 is useful for serial-serial, serial-parallel, parallel-serial and parallel-parallel register transfers.

- PARALLEL IN/PARALLEL OUT
- SYNCHRONOUS PARALLEL LOAD
- SHIFT RIGHT AND SHIFT LEFT CAPABILITY
- ASYNCHRONOUS OVERRIDING CLEAR

**ORDERING CODE:** See Section 9

PKGS OUT		COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
		V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55° C to +125° C		
Plastic DIP (P)	А	74198PC		9N	
Ceramic DIP (D)	Α	74198DC	54198DM	6N	
Flatpak (F)	Ά	74198FC	54198FM	4M	


#### **CONNECTION DIAGRAM** PINOUT A



#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
So, S1	Mode Select Inputs	1.0/1.0	
Po — P7	Parallel Data Inputs	1.0/1.0	
Dsa	Serial Data Input (Shift Right)	1.0/1.0	
DsL	Serial Data Input (Shift Left)	1.0/1.0	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	
CP MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	
Q0 Q7	Flip-flop Outputs	20/10	

#### LOGIC SYMBOL



Vcc = Pin 24 GND = Pin 12

54198-12 4-305

1337

E-02

**FUNCTIONAL DESCRIPTION** — The '198 contains eight edge-triggered D-type flip-flops and the interstage gating required to perform synchronous parallel load, shift right, and shift left operations. Serial data enters at DSR for shift right and at DSL for shift left operations. Parallel data is applied to the P<sub>0</sub> — P<sub>7</sub> inputs. State changes are initiated by the rising edge of the clock. The DSR, DSL and P<sub>0</sub> — P<sub>7</sub> inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.

The operating mode is determined by  $S_0$  and  $S_1$ , as shown in the Mode Select Table. Clocking of the flip-flops is inhibited when both  $S_0$  and  $S_1$  are LOW. To avoid inadvertently clocking the register, the Select inputs should only be changed while CP is HIGH. A LOW signal on  $\overline{MR}$  overrides all other inputs and forces the outputs LOW.


#### **MODE SELECT TABLE**

	INPUTS			RESPONSE		
MR	СР	So*	S <sub>1</sub> *			
LHHHH	×\\\×	XHLHL	XHHLL	Asynchronous Reset; Outputs = LOW Parallel Load; $P_n \longrightarrow Q_n$ Shift Right; $DsR \longrightarrow Q_0$ , $Q_0 \longrightarrow Q_1$ , etc. Shift Left; $DsL \longrightarrow Q_7$ , $Q_7 \longrightarrow Q_6$ , etc. Hold		

\*Select inputs should be changed only while CP is HIGH

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial



**LOGIC DIAGRAM** 

i	DC CHARAC	TERISTICS OVER OPERATING	TEMPERATURE RANGE	E (unless othe	rwise specified)
	CVMPOL	DADAMETER	54/74	UNITS	CONDITIO

SYMBOL	PARAMETER			717	UNITS	CONDITIONS
SIMBOL	1 MMMm 1 mil		Min	Max		
lcc	Power Supply Current	XC XM		116 104	mA	$V_{CC} = Max; S_0, S_1 = 4.5 V$ $CP = \bot ; \overline{MR}, P_n = Gnd$

AC CHARACTERISTICS: VCC = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL		54/74 C <sub>L</sub> = 15 pF R <sub>L</sub> = 400 Ω		UNITS	CONDITIONS
	PARAMETER				
		Min	Max	1	
fmax	Maximum Shift Frequency	25		MHz	Figs. 3-1, 3-8
tplH tpHL ·	Propagation Delay CP to Qn		26 30	ns	Figs. 3-1, 3-8
t <sub>PHL</sub>	Propagation Delay MR to Qn		35	ns	Figs. 3-1, 3-16

# AC OPERATING REQUIREMENTS: VCC = +5.0 V, TA = +25° C

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
	PANAMEIEN	Min	Max		
ts (H) ts (L)	Setup Time HIGH or LOW Pn, DsL, DsR to CP	20 20		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW Pn, DsL, Dsn to CP	0 0		ns	Fig. 3-6
ts (H) ts (L)	Setup Time HIGH or LOW So or S1 to CP	30 30		ns	
th (H) th (L)	Hold Time HIGH or LOW So or S1 to CP	0		ris	
tw (H)	CP Pulse Width HIGH	20		ns	Fig. 3-8
t <sub>w</sub> (L)	MR Pulse Width LOW	20		ns	Fig. 3-16