



# C28SOI\_IO\_ALLF\_FRAMEKIT\_EG

## User's Manual

Includes leafcells needed for all frames  
designed in 28 nm FDSOI technology

### Overview

The C28SOI\_IO\_ALLF\_FRAMEKIT\_EG library contains leafcells in all frames and is mandatory for any 28nm FDSOI IO library.

### Features

- Supports compatible standard digital frame (CSF), 3V3 standard digital frame (3V3SF) and analog frame (ANAF).
- FC (Flip-chip), CL (Cluster) and 2ROWS frames provided.

### Applications

- Serves as a reference library for all other 28 nm FDSOI IO libraries.

### Information Snapshot

#### Process Options

- GO1: SVT
- GO2: 28 Å

#### Packaging

- Flip-chip


Table 1 : Operating Values


| Symbol                | Parameter                      | Frame     | Min  | Typ | Max  | Unit |
|-----------------------|--------------------------------|-----------|------|-----|------|------|
| vdd                   | Core supply voltage            | -         | *    | 1.0 | 1.1  | V    |
| vdde                  | Pad supply voltage             | ANA       | *    | 1.0 | 1.1  | V    |
|                       |                                | CSF ANA   | *    | 1.8 | 1.95 |      |
|                       |                                | ANA 3V3SF | *    | 3.3 | 3.6  |      |
| T <sub>junction</sub> | Operating junction temperature | -         | - 40 | 25  | 125  | °C   |

\* As per Design Platform specification

For more details about electrical specifications, please refer [Section 3: Electrical Specifications](#).

# 1. Quick References

|   |   |
|---|---|
|  | <p><i>The document uses the following convention to indicate logic levels:</i></p> <p><i>L indicates logic low.</i><br/> <i>H indicates logic high.</i><br/> <i>X indicates don't care state.</i><br/> <i>Z indicates high impedance state.</i><br/> <i>'-' (Hyphen) indicates 'No activity'.</i></p> |
|---|---|

|   |   |
|---|---|
|  | <p><i>* suffixed in library name indicates multiple metallization options.</i><br/> <i>** suffixed in cell name indicates multiple packages / configurations.</i></p> |
|---|---|

## 1.1 Metal Stacking Convention

The metallization option supported by this library can be referred from its product package. The following is the convention that can be used to decode the segment in the library name:

- 7 metal option (5U1X2T8XLB) known as 5002 refers as follows:
  - 5U1X refers to the first 5 levels with 1X pitch (thin) metal.
  - 2T8X refers to 2 levels with 8X (thick) metal in oxide.
  - LB is the Alucap.
- 8 metal option (6U1X2T8XLB) known as 6002 refers as follows:
  - 6U1X refers to the first 6 levels with 1X pitch (thin) metal in ultra-low K.
  - 2T8X refers to 2 levels with 8X (thick) metal in oxide.
  - LB is the Alucap.
- 10 metal option (6U1X2U2X2T8XLB) known as 6202 refers as follows:
  - 6U1X refers to the first 6 levels with 1x pitch (thin) metal in ultra-low K.
  - 2U2X refers to the next 2 levels with 2x pitch (thin) metal in ultra-low K.
  - 2T8X refers to 2 levels with 8x (thick) metal in oxide.
  - LB is the Alucap.

## 1.2 Reference Documentation

The following documents can be used for further study:

- CMOS028 FDSOI DRM.

## 1.3 Reference library

The C28SOI\_IO\_ALLF\_FRAMEKIT\_EG library doesn't refer to any cell from other 28nm FDSOI libraries in the offer, it is the reference library.

## 1.4 Acronyms and Abbreviations Used

Table 2 : Acronyms and Abbreviations

| Acronym/Abbreviation | Description             |
|----------------------|-------------------------|
| B2B                  | Back-to-Back            |
| CDM                  | Charge Device Model     |
| DRM                  | Design Rule Manual      |
| ESD                  | Electrostatic Discharge |
| HBM                  | Human Body Model        |
| FC                   | Flip-chip               |
| CL                   | Cluster                 |
| MM                   | Machine Model           |
| SVT                  | Standard $V_T$          |
| 2ROWS                | Two rows                |

## 2. Functional Specifications

### 2.1 IO Frames

The C28SOI\_IO\_ALLF\_FRAMEKIT\_EG library contains the development kit for IO frames. It allows the generation of following:

- Compatible standard frame (CSF): It is the layout framework of 1.8 V families of digital IOs.
- 3V3 standard frame (3V3SF): It is the layout framework of 3.3 V families of digital standard IOs.
- ANA frame (ANAF): It is the layout framework of all 1.0V, 1.8 V and 3.3 V families of analog IOs.

The assumptions for the metal configurations are:

- All the metal layers are used in the IO frame:
  - Metal1 to metal4 are used for internal IO routing.
  - Metal5 and upper metals are used for bus/power rails.
- The top metal is allocated for vertical and flip-chip connections.

### 2.2 IO Pads

Flip-chip and cluster views are provided by the C28SOI\_IO\_ALLF\_FRAMEKIT\_EG library. The routing grid measures 0.1  $\mu\text{m}$  in 'X' and 'Y' direction.

### 2.3 Floor plan

The different available areas for different frames provided by the library are given in the table below

**Table 3 : Available area for different supported frames**

| Frame                  | Parameter        | Width ( $\mu\text{m}$ ) | Height ( $\mu\text{m}$ ) | Area ( $\mu\text{m}$ ) <sup>2</sup> |
|------------------------|------------------|-------------------------|--------------------------|-------------------------------------|
| CSF frame (40um width) | ESD area         | 38.5                    | 18.668                   | 718.71                              |
|                        | Active free area | 38.79                   | 69.604                   | 2699.93                             |
| 3V3SF (40um width)     | ESD area         | 37.5                    | 17.224                   | 645.90                              |
|                        | Active free area | 37.5                    | 71.354                   | 2675.77                             |
| ANAF (40um width)      | ESD area         | NA                      | NA                       | NA                                  |
|                        | Active free area | 37.5                    | 79.257                   | 2972.13                             |

### 3. Electrical Specifications

#### 3.1 ESD and Latch-up Characteristics

The ESD network is designed and simulated to withstand the following levels under worst-case process conditions.

**Table 4 : ESD and Latch-up Characteristics**

| Symbol         | Parameter                       | Conditions   | Target     | Unit |
|----------------|---------------------------------|--|------------|------|
| $V_{ESD}$      | Electrostatic discharge voltage | Human Body Model (HBM) <sup>[1]</sup>                        | 2000       | V    |
|                |                                 | Machine Model (MM) <sup>[1]</sup>                            | 100        | V    |
|                |                                 | Charge Device Model (CDM) <sup>[1]</sup>                     | 500V JEDEC | V    |
| $I_{latch-up}$ | Injection current               | Maximum operating junction temperature 125 °C <sup>[2]</sup> | 100        | mA   |
|                | Over-voltage stress             |  | 1.5 * vdde | V    |

[1] ESD qualification: according to Electrostatic Discharge Sensitivity Measurement

[2] Latch-up qualification: according to Latch-up Sensitivity Measurement



The level of CDM current seen at a given pre-charge voltage varies significantly with the chip size and package type. For instance, larger dies/packages generates higher CDM current.

*However, this package size dependence has been considered during IO qualification, so that the above CDM commitment remains valid for any die/package size (even for large die/package sizes of hundreds of mm<sup>2</sup>).*

## 4. Contact Information

ST users, login to **HELPDESK**. (<http://col2.cro.st.com/helpdesk>) for submitting queries or support requests.

Non-ST users, contact Customer Support personnel.

## Appendix A: Document Revision History

Table 5 : Document Revision History

| Date              | Document Version | Comments   |
|-------------------|------------------|--|
| 08-February-2016  | 1.6              | <ul style="list-style-type: none"><li>Improved header</li><li>Table1: max voltage added</li><li>Table 2 "acronyms and abbreviations" completed</li><li>Table 4 "ESD and Latch-up Characteristics" improved</li></ul> |
| 18-September-2014 | 1.5              | <ul style="list-style-type: none"><li>Alignment with new template</li></ul>  |
| 18-July-2014      | 1.4              | <ul style="list-style-type: none"><li>CSF frame addition</li><li>Electrical specifications updated (table 1 and 4)</li></ul>   |
| 07-March-2014     | 1.3              | <ul style="list-style-type: none"><li>Electrical specification section updated</li><li>Confidentiality note added</li></ul>  |
| 02-May-2013       | 1.2              | <ul style="list-style-type: none"><li>3V3SF Frame addition</li></ul>   |
| 12-Dec-2012       | 1.1              | <ul style="list-style-type: none"><li>Ported to the new template</li></ul>   |
| 16-May-2012       | 1.0              | <ul style="list-style-type: none"><li>First release</li></ul>  |



### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2016 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**www.st.com**