

## C28SOI\_IO\_EXT\_CSF\_BASIC\_EG User's Manual

# Basic IO library in compatible standard frame designed in 28 nm FDSOI CMOS technology

#### **Overview**

The C28SOI\_IO\_EXT\_CSF\_BASIC\_EG library includes supply, filler, fillercut, and corner cells in linear and two rows compatible standard frame.

#### **Features**

- Uses the standard process option and 28 Å gate oxide.
- Supports both single and 2 rows configurations for an IO ring<sup>1</sup>.
- FC (Flip-chip) and CL (Cluster) frames provided

#### **Application**

These cells are used in 1.8 V IO ring.

#### **Information Snapshot**

**Process Options** 

GO1: SVT

GO2: 28 Å

#### Packaging


Flip-chip

Table 1: Operating Values

Symbol	Parameter		Тур	Max	Unit
vdd	Supply voltage for 1.0 V node	*	1.0	1.1	V
vdde	Supply voltage for 1.8 V IO ring	*	1.8	1.95	V
T <sub>junction</sub>	Operating junction temperature	-40	25	125	°C

<sup>\*</sup> As per Design Platform specification

For more details about electrical specifications, please refer to Section 3: Electrical Specifications.



<sup>1</sup> Single row configuration is also called linear configuration.

#### 1. Quick References



The document uses the following convention to indicate logic levels:



L indicates logic low.

H indicates logic high.

X indicates don't care state.

Z indicates high impedance state.

'-' (Hyphen) indicates 'No activity'.



- \* suffixed in library name indicates multiple metallization options.
- \*\* suffixed in cell name indicates multiple packages / configurations.

#### 1.1 Metal Stacking Convention

The metallization options supported by this library can be referred from its product package. The following is the convention that can be used to decode the segment in the library name:

- 7 metal option (5U1X2T8XLB) known as 5002 refers as follows:
  - 5U1X refers to the first 5 levels with 1X pitch (thin) metal.
  - 2T8X refers to 2 levels with 8X (thick) metal in oxide.
  - LB is the Alucap.
- 8 metal option (6U1X2T8XLB) known as 6002 refers as follows:
  - 6U1X refers to the first 6 levels with 1X pitch (thin) metal in ultra-low K.
  - 2T8X refers to 2 levels with 8X (thick) metal in oxide.
  - LB is the Alucap.
- 10 metal option (6U1X2U2X2T8XLB) known as 6202 refers as follows:
  - 6U1X refers to the first 6 levels with 1X pitch (thin) metal in ultra-low K.
  - 2U2X refers to the next 2 levels with 2X pitch (thin) metal in ultra-low K.
  - 2T8X refers to 2 levels with 8X (thick) metal in oxide.
  - LB is the Alucap



#### 1.2 Reference Documentation

For details on the following topics:

- Power Sequencing Recommendation in IOs
- Specifications and Analysis of Overshoots and Undershoots
- SSN Application Notes
- ESD qualification
- Latch-up qualification
- Maturity information
- RDL recommended rules
  - ST users, refer to the IO Reference catalog
  - (http://ccds.st.com/cps/sections/library/io/io\_reference\_catalog/downloadFile/file/IO\_Helpdesk\_S olutions.pdf).
  - Non-ST users, contact Customer Support personnel

## 1.3 Reference Library

The C28SOI\_IO\_EXT\_CSF\_BASIC\_EG library refers to some cells from 28nm FDSOI libraries listed below. For a correct usage, these libraries are mandatory:

- C28SOI\_IO\_ALLF\_FRAMEKIT\_EG
- C28SOI\_IO\_ALLF\_IOSUPPLYKIT\_EG

## 1.4 Acronyms and Abbreviations Used

Table 2: Acronyms and Abbreviations

Acronym/Abbreviation	Description
B2B	Back-to-Back
CDM	Charge Device Model
DC	Direct Current
DRM	Design Rule Manual
ESD	Electrostatic Discharge
HBM	Human Body Model
FC	Flip-chip
CL	Cluster
MM	Machine Model
RMS	Root Mean Square
SVT	Standard V <sub>T</sub>
2ROWS	Two rows



## 2. Functional Specifications

The C28SOI\_IO\_EXT\_CSF\_BASIC\_EG library includes 82 top cells.

Table 3: Cell List	Width x Height	
Cell Name	(µm)	Cell Description
Supply cells - linear compatible standard frame, I	C view	
VDDE_EXT_CSF_FC_LIN	40 X 90.8	Linear power supply for IO ring
GNDE_EXT_CSF_FC_LIN	40 X 90.8	Linear ground supply for IO ring
VDD_EXT_CSF_FC_LIN	40 X 90.8	Linear power supply for core
GND_EXT_CSF_FC_LIN	40 X 90.8	Linear ground supply for core
Supply cells - linear compatible standard frame, (	CL view	
VDDE_EXT_CSF_CL_LIN	40 X 106.3	Linear power supply for IO cluster
GNDE_EXT_CSF_CL_LIN	40 X 106.3	Linear ground supply for IO cluster
VDD_EXT_CSF_CL_LIN	40 X 106.3	Linear power supply for core
GND_EXT_CSF_CL_LIN	40 X 106.3	Linear ground supply for core
Supply cells – 2ROWS compatible standard frame	e, FC view	
GND_VDD_EXT_CSF_FC_2ROWS	45 X 184.6	2ROWS power and ground supplies for core
VDD_GND_EXT_CSF_FC_2ROWS	45 X 184.6	2ROWS power and ground supplies for core
Supply cells – INNER compatible standard frame	, FC view	
GNDE_EXT_CSF_FC_INNER	40 X 90.8	Inner ground supply for IO ring
VDDE_EXT_CSF_FC_INNER	40 X 90.8	Inner power supply for IO ring
Supply cells – OUTER compatible standard frame	e, FC view	
GNDE_EXT_CSF_FC_OUTER	45 X 184.6	Inner ground supply for IO ring
VDDE_EXT_CSF_FC_OUTER	45 X 184.6	Inner power supply for IO ring
Analog input cells – linear compatible standard f	rame, FC view	
WIRECELL_EXT_CSF_FC_LIN	40 X 90.8	Analog input IO pad for IO ring
WIRECELL_50OHM_EXT_CSF_FC_LIN	40 X 90.8	Analog input IO pad with 50ohms serial resistor for IO ring
Analog input cells – linear compatible standard fi	rame, CL view	
WIRECELL_EXT_CSF_CL_LIN	40 X 106.3	Analog input IO pad for IO cluster
WIRECELL_50OHMS_EXT_CSF_CL_LIN	40 X 106.3	Analog input IO pad with 50ohms serial resistor for IO cluster

<u> </u>	Cell Description						
<u> </u>							
	Analog input cells – INNER compatible standard frame, FC view						
40 X 90.8	Analog input IO pad for IO ring						
40 X 90.8	Analog input IO pad with 50ohms serial resistor for IO ring						
view							
0.1 X 90.8	1 placement grid filler						
1 X 90.8	1 µm pitch filler						
5 X 90.8	5 µm pitch filler						
10 X 90.8	10 µm pitch filler						
8.5 X 90.8	Connector for compensation cell.						
8.5 X 90.8	Filler cell giving access to vdde and gnde at core side						
17 X 90.8	Filler closes left						
17 X 90.8	Filler closes right						
view							
0.1 X 90.8	1 placement grid filler						
1 X 90.8	1 µm pitch filler						
5 X 90.8	5 µm pitch filler						
10 X 90.8	10 µm pitch filler						
40 X 90.8	Empty IO cell including ESD protection						
17 X 90.8	Filler closes left						
17 X 90.8	Filler closes right						
Cview							
0.1 X 93.8	1 placement grid filler						
1 X 93.8	1 µm pitch filler						
5 X 93.8	5 µm pitch filler						
10 X 93.8	10 μm pitch filler						
45 X 184.6	Empty IO cell including ESD protection						
C view							
0.1 X 184.6	1 placement grid filler						
1 X 184.6	1 µm pitch filler						
5 X 184.6	5 µm pitch filler						
	40 X 90.8  view  0.1 X 90.8  1 X 90.8  5 X 90.8  10 X 90.8  8.5 X 90.8  17 X 90.8  17 X 90.8  17 X 90.8  1 X 90.8						



Table 3: Cell List					
Cell Name	Width x Height (µm)	Cell Description			
FILLCELL_10UM_EXT_CSF_FC_2ROWS	10 X 184.6	10 μm pitch filler			
FILLCELL_REFASRC_EXT_CSF_FC_2ROWS	8.5 X 184.6	Connector for compensation cell.			
FILLCELL_VDDE_GNDE_EXT_CSF_FC_2ROWS	8.5 X 184.6	Filler cell giving access to vdde and gnde at core side			
FILLCELL_END_LEFT_EXT_CSF_FC_2ROWS	21 X 184.6	Filler closes left			
FILLCELL_END_RIGHT_EXT_CSF_FC_2ROWS	21 X 184.6	Filler closes right			
Filler cells - linear compatible standard frame, CL	view				
FILLCELL_1GRID_EXT_CSF_CL_LIN	0.1 X 106.3	1 placement grid filler cell.			
FILLCELL_1UM_EXT_CSF_CL_LIN	1 X 106.3	1 μm pitch filler cell.			
FILLCELL_5UM_EXT_CSF_CL_LIN	5 X 106.3	5 µm pitch filler			
FILLCELL_10UM_EXT_CSF_CL_LIN	10 X 106.3	10 μm pitch filler			
FILLCELL_REFASRC_EXT_CSF_CL_LIN	8.5 X 106.3	Connector for compensation cell.			
FILLCELL_VDDE_GNDE_EXT_CSF_CL_LIN	8.5 X 106.3	Filler cell giving access to vdde and gnde at core side			
FILLCELL_FEEDTHROUGH_40UM_EXT_CSF_CL_LIN	40 X 106.3	Filler cell giving possibility to route through an IO cluster			
FILLCELL_END_LEFT_EXT_CSF_CL_LIN	17 X 106.3	Filler closes left			
FILLCELL_END_RIGHT_EXT_CSF_CL_LIN	17 X 106.3	Filler closes right			
Fillercut cells - linear compatible standard frame,	FC view				
FILLCUTCELL_ALL_EXT_CSF_FC_LIN	14 X 90.8	Cuts all nodes			
FILLCUTCELL_VDDE_EXT_CSF_FC_LIN	1.6 X 90.8	Cuts vdde node			
FILLCUTCELL_VDDE_GNDE_EXT_CSF_FC_LIN	1.6 X 90.8	Cuts vdde and gnde nodes			
FILLCUTCELL_GNDE_EXT_CSF_FC_LIN	1.6 X 90.8	Cuts gnde node			
FILLCUTCELL_REFASRC_EXT_CSF_FC_LIN	1.6 X 90.8	Cuts ASRC and REF rails			
FILLCUTCELL_VDD_EXT_CSF_FC_LIN	1.6 X 90.8	Cuts vdd node			
Fillercut cells – 2ROWS compatible standard fram	e, FC view				
FILLCUTCELL_ALL_EXT_CSF_FC_2ROWS	14 X 184.6	Cuts all nodes			
FILLCUTCELL_VDDE_EXT_CSF_FC_2ROWS	1.6 X 184.6	Cuts vdde node			
FILLCUTCELL_VDDE_GNDE_EXT_CSF_FC_2RO WS	1.6 X 184.6	Cuts vdde and gnde nodes			
FILLCUTCELL_GNDE_EXT_CSF_FC_2ROWS	1.6 X 184.6	Cuts gnde node			
FILLCUTCELL_REFASRC_EXT_CSF_FC_2ROWS	1.6 X 184.6	Cuts ASRC and REF rails			
FILLCUTCELL_VDD_EXT_CSF_FC_2ROWS	1.6 X 184.6	Cuts vdd node.			
Fillercut cells - linear compatible standard frame,	CL view				

Table 3: Cell List						
Cell Name	Width x Height (µm)	Cell Description				
FILLCUTCELL_VDDE_EXT_CSF_CL_LIN	3.5 X 106.3	Cuts vdde node				
FILLCUTCELL_VDDE_GNDE_EXT_CSF_CL_LIN	3.5 X 106.3	Cuts vdde and gnde nodes				
FILLCUTCELL_GNDE_EXT_CSF_CL_LIN	1.6 X 106.3	Cuts gnde node				
FILLCUTCELL_REFASRC_EXT_CSF_CL_LIN	1.6 X 106.3	Cuts ASRC and REF rails				
FILLCUTCELL_VDD_EXT_CSF_CL_LIN	1.6 X 106.3	Cuts vdd node				
Corner cells - linear compatible standard frame, F	C view					
RTCORNERCELL_EXT_CSF_FC_LIN	90.8 X 90.8	Right-top corner				
LTCORNERCELL_EXT_CSF_FC_LIN	90.8 X 90.8	Left-top corner				
RBCORNERCELL_EXT_CSF_FC_LIN	90.8 X 90.8	Right-bottom corner				
LBCORNERCELL_EXT_CSF_FC_LIN	90.8 X 90.8	Left-bottom corner				
Corner cells – 2ROWS compatible standard frame	, FC view					
RTCORNERCELL_EXT_CSF_FC_2ROWS	184.6 X 184.6	Right-top corner				
LTCORNERCELL_EXT_CSF_FC_2ROWS	184.6 X 184.6	Left-top corner				
RBCORNERCELL_EXT_CSF_FC_2ROWS	184.6 X 184.6	Right-bottom corner				
LBCORNERCELL_EXT_CSF_FC_2ROWS	184.6 X 184.6	Left-bottom corner				




The ALLCELLS cells are not considered part of the Deliverable. These cells are specifically for QA check and hence subject to change, without prior notice.

## 2.1 Analog input cells

## 2.1.1 WIRECELL\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_INNER

#### 2.1.1.1. Functional Diagram



#### 2.1.1.2. Interface Description

Table 4: Pin Description

Pin	Туре	Voltage Level (V)	Description
		Pad pins	
ANAIOPAD	Input / Output	0 to vdde	Analog node without series resistor, pad side
		Logic core pins	
ANAIO	Input / Output	0 to vdde	Analog node without series resistor, core side
ANAZI	Input / Output	0 to vdde	Input node varying between vdde and gnde without series resistor, core side
		Track pins	
vdde	Input / Output	vdde	IO power node
gnde	Input / Output	0	IO ground node
gnd	Input / Output	0	Core and substrate ground node



#### 2.1.1.3. Cell Information

Table 5: Cell information

Or made al	Damanatan	O	Value			11:4
Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Lackage comment	Fast Process, Max voltage, 25°C (vdde node)	-	-	22	·- Δ
l <sub>leakage</sub>	Leakage current	Fast Process, Max voltage, 125°C (vdde node)	-	-	24	nA
		110°C (ANAIO node)	-	-	49	
	DC current Pad to core <sup>[1]</sup>	125°C (ANAIO node)	-	-	17	
	DC current Pad to core	110°C (ANAZI node)	-	-	0.77	
		125°C (ANAZI node)	-	-	0.27	m 1
IDC	DC current Pad to core [2]	110°C (ANAIO node)	-	-	38	mA
		125°C (ANAIO node)	-	-	17	
		110°C (ANAZI node)	-	-	0.77	
		125°C (ANAZI node)	-	-	0.27	
	RMS current Pad to core [1]	100°C (ANAIO node)	-	-	135	
	RMS current Pad to core	100°C (ANAZI node)	-	-	5	Λ
I <sub>RMS</sub>	DMC[2]	100°C (ANAIO node)	-	-	103	mA
	RMS current Pad to core [2] 100°C (ANAZI node)	100°C (ANAZI node)	-	-	5	
D	Resistance Pad to core	25°C (ANAIO node)	-	-	460	mΩ
R <sub>PadToCore</sub>		25°C (ANAZI node)	-	-	523	Ω
-	Parasitic capacitance (without Bump)	Corner TT, 125°C (ANAIOPAD node)	-	-	1380	45
C <sub>Par</sub>	Parasitic capacitance (with BUMP_FC61A_96X96)	Corner TT, 125°C (ANAIOPAD node)	-	-	1460 <sup>[3]</sup>	fF

- [1] Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints.
- [2] Considering minimum RDL width to BUMP, that is, same width as the LB width in IO cell.
- [3] The parasitic capacitance value depends on the type and the position of bump.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [2].

DC/RMS current values of RDL should be checked accordingly at chip level.

#### 2.1.1.4. Functional Description

This cell is designed to interface analog signals between the core and the external domain. The analog signal to the core can be tapped at two pins, ANAZI and ANAIOPAD. The ANAZI pin connects the pad pin to the core through a 523 Ohm series resistor. It is mandatory to connect an input buffer or a transistor gate to this resistor. If the current has to flow in the analog interface from core to external circuit, the ANAIO pin should be used.




For 2ROWS sections WIRECELL is not provided in outer row, it is not compatible with pad to core current specification of the cell



## 2.1.2 WIRECELL\_500HMS\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_INNER

#### 2.1.2.1. Functional Diagram



#### 2.1.2.2. Interface Description

Table 6: Pin Description

	•		
Pin	Туре	Voltage Level (V)	Description
		Pad pins	
ANAIOPAD	Input / Output	0 to vdde	Analog node without series resistor, pad side
		Logic core pins	
ANAZI	Input / Output	0 to vdde	Input node varying between vdde and gnde with 50 ohms series resistor, core side
		Track pins	
vdde	Input / Output	vdde	IO power node
gnde	Input / Output	0	IO ground node
gnd	Input / Output	0	Core and substrate ground node

#### 2.1.2.3. Cell Information

Table 7: Cell information

Comple of	bol Parameter Condition		Value			Unit
Symbol Parame	Parameter		Min	Тур	Max	Onit
	Lookaga aurrant	Fast Process, Max voltage, 25°C (vdde node)	-	-	22	nA
lleakage	Leakage current	Fast Process, Max voltage, 125°C (vdde node)	-	-	24	ΠA
	DC current Pad to core <sup>[1]</sup>	110°C (ANAZI node)	-	-	0.77	
	DC current Pad to core	125°C (ANAZI node)	-	-	0.27	Л
I <sub>DC</sub>	DC current Pad to core <sup>[2]</sup>	100°C (ANAZI node)	-	-	0.77	mA
		100°C (ANAZI node)	-	-	0.27	
	RMS current Pad to core [1]	100°C (ANAZI node)	-	-	5	A
I <sub>RMS</sub>	RMS current Pad to core	100°C (ANAZI node)	-	-	5	mA
R <sub>PadToCore</sub>	Resistance Pad to core [2]	25°C (ANAZI node)	-	-	50	Ω
C-	Parasitic capacitance (without Bump)	Corner TT, 125°C (ANAIOPAD node)	-	-	1380	fF
C <sub>Par</sub>	Parasitic capacitance (with BUMP_FC61A_96X96)	Corner TT, 125°C (ANAIOPAD node)	-	-	1460 [3]	ır

- [1] Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints.
- [2] Considering minimum RDL width to BUMP, that is, same width as the LB width in IO cell.
- [3] The parasitic capacitance value depends on the type and the position of bump.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [2].

DC/RMS current values of RDL should be checked accordingly at chip level.

#### 2.1.2.4. Functional Description

This cell is designed to interface analog signals between the core and the external domain. The analog signal to the core is connected to ANAIO pin through a 50 ohms resistor.




For 2ROWS sections WIRECELL is not provided in outer row, it is not compatible with pad to core current specification of the cell



## 2.2 Supply Cells

## 2.2.1 VDDE\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_INNER / FC\_OUTER

#### 2.2.1.1. Functional Diagram



#### 2.2.1.2. Interface Description

Table 8: Pin Description

Pin	Туре	Voltage Level (V)	Description
		Pad pins	
vdde	Input / Output	vdde	IO power node, pad side
		Track pins	
vdde	Input / Output	vdde	IO power node
gnde	Input / Output	0	IO ground node
gnd	Input / Output	0	Core and substrate ground node

#### 2.2.1.3. Cell Information

Table 9: Cell Information

Sumbal	Parameter	Condition	Value			Unit
Symbol		Condition	Min	Тур	Max	Onit
I	Lookaga aurrant	Fast Process, Max voltage, 25°C (vdde node)	-	-	309	nA
lleakage	Leakage current	Fast Process, Max voltage, 125°C (vdde node)	-	-	2.5	μΑ
	DC current Pad to rails [2]  DC current Pad to rails [3]	110°C (vdde node) [1]	-	-	179	
		125°C (vdde node) [1]	-	-	64	mA
IDC		110°C (vdde node) [1]	-	-	38	IIIA
		125°C (vdde node) [1]	-	-	22	
I	RMS current Pad to rails [2]	100°C (vdde node) [1]	-	-	236	mΛ
I <sub>RMS</sub>	RMS current Pad to rails [3]	100°C (vdde node) [1]	-	-	103	mA

<sup>[1]</sup> Propagated through track pins.

<sup>[3]</sup> Considering min RDL width to BUMP, that is, same width as the LB width in IO cell.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [3].

DC/RMS current values of RDL should be checked accordingly at chip level.

#### 2.2.1.4. Functional Description


These cells provide vdde supply connections used for IOs cells in the pad ring.



<sup>[2]</sup> Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints.

## 2.2.2 GNDE\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_INNER / FC\_OUTER

#### 2.2.2.1. Functional Diagram



#### 2.2.2.2. Interface Description

Table 10: Pin Description

Pin	Туре	Voltage Level (V)	Description			
Pad pins						
gnde	Input / Output	0	IO ground node, pad side			
	Track pins					
vdde	Input / Output	vdde	IO power node			
gnde	Input / Output	0	IO ground node			
gnd	Input / Output	0	Core and substrate ground node			

#### 2.2.2.3. Cell Information

Table 11: Cell Information

Symbol	Doromotor	Condition		Value		Unit	
Symbol	Parameter	Condition	Min	Тур	Max	Offic	
l	Lookaga aurrant	Fast Process, Max voltage, 25°C (vdde node)	-	-	309	nA	
Ileakage	Leakage current	Fast Process, Max voltage, 125°C (vdde node)	ı	-	2.5	μΑ	
	DC current Pad to rails <sup>[2]</sup>	110°C (gnde node) [1]	ı	-	178		
	DC current Pad to rails	125°C (gnde node) [1]	ı	-	64	mA	
I <sub>DC</sub>	DC current Pad to rails [3]	110°C (gnde node) [1]	-	-	38	IIIA	
	DC current Pad to rails * 3	125°C (gnde node) <sup>[1]</sup>	-	-	22		
I <sub>RMS</sub>	RMS current Pad to rails [2]	100°C (gnde node) [1]	-	-	195	mΛ	
	RMS current Pad to rails [3]	100°C (gnde node) [1]	-	-	103	- mA	

- [1] Propagated through track pins.
- [2] Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints.
- [3] Considering min RDL width to BUMP, that is, same width as the LB width in IO cell.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [3].

DC/RMS current values of RDL should be checked accordingly at chip level.


#### 2.2.2.4. Functional Description

These cells provide gnde ground connections used for IOs cells in the pad ring.



## 2.2.3 VDD\_EXT\_CSF\_FC\_LIN / CL\_LIN

#### 2.2.3.1. Functional Diagram



#### 2.2.3.2. Interface Description

Table 12: Pin Description

Pin	Туре	Voltage Level (V)	Description				
	Pad pins						
vdd	Input / Output	vdd	Core power node, pad side				
		Track pins					
vdde	Input / Output	vdde	IO power node				
vdd	Input / Output	vdd	Core power node				
gnde	Input / Output	0	IO ground node				
gnd	Input / Output	0	Core and substrate ground node				

#### 2.2.3.3. Cell Information

Table 13: Cell Information

Symbol	Parameter	Conditions	Value			Unit	
Symbol	raiailletei	Conditions	Min	Тур	Max	Offic	
I <sub>leakage</sub>	Lookaga gurrant	Fast Process, Max voltage, 25°C (vdd node)	-	-	22	nA	
	Leakage current	Fast Process, Max voltage, 125°C (vdd node)	-	-	3.9	μΑ	
	DC current Pad to core <sup>[1]</sup>	110°C (vdd node)	ı	-	117		
	DC current Pad to core	125°C (vdd node)	-	-	41	m ∧	
I <sub>DC</sub>	DC current Pad to core <sup>[2]</sup>	110°C (vdd node)	-	-	38	mA	
	DC current Pad to core	125°C (vdd node)	-	-	22		
	RMS current Pad to core [1]	100°C (vdd node)	-	-	128	A	
I <sub>RMS</sub>	RMS current Pad to core [2]	100°C (vdd node)	-	-	103	mA	
R <sub>PadToCore</sub>	Pad to core resistance	25°C (Pad vdd to IA core pin)	-	-	85	mΩ	

<sup>[1]</sup> Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints

<sup>[2]</sup> Considering min RDL width to BUMP, that is, same width as the LB width in IO cell.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [2].

DC/RMS current values of RDL should be checked accordingly at chip level.


#### 2.2.3.4. Functional Description

These cells provide power (vdd) connections, to the core and to the pad ring.



## 2.2.4 GND\_EXT\_CSF\_FC\_LIN / CL\_LIN

#### 2.2.4.1. Functional Diagram



#### 2.2.4.2. Interface Description

Table 14: Pin Description

Pin	Туре	Voltage Level (V)	Description	
		Pad pins		
gnd	Input / Output	0	Core and substrate ground node, pad side	
		Track pins		
vdde	Input / Output	vdde	IO power node	
vdd	Input / Output	vdd	Core power node	
gnde	Input / Output	0	IO ground node	
gnd	Input / Output	0	Core and substrate ground node	

#### 2.2.4.3. Cell Information

Table 15: Cell Information

Symbol	Parameter	Conditions	Value			l lmit	
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
I <sub>leakage</sub>	Lookaga gurrant	Fast Process, Max voltage, 25°C (vdd node)	-	-	22	nA	
	Leakage current	Fast Process, Max voltage, 125°C (vdd node)	-	-	3.9	μΑ	
	DC current Pad to core [1]	110°C (gnd node)	-	-	107		
	DC current Pad to core	125°C (gnd node)	-	-	38	A	
I <sub>DC</sub>	DC current Pad to core <sup>[2]</sup>	110°C (gnd node)	-	-	38	mA	
		125°C (gnd node)	-	-	22		
	RMS current Pad to core [1]	100°C (gnd node)	-	-	137	A	
I <sub>RMS</sub>	RMS current Pad to core [2]	100°C (gnd node)	-	-	103	mA	
R <sub>PadToCore</sub>	Pad to core resistance	25°C (Pad gnd to IB core pin)	-	-	85	mΩ	

<sup>[1]</sup> Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints

<sup>[2]</sup> Considering min RDL width to BUMP, that is, same width as the LB width in IO cell.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [2].

DC/RMS current values of RDL should be checked accordingly at chip level.


#### 2.2.4.4. Functional Description

These cells provide ground (gnd) connections, to the core and to the pad ring.



## 2.2.5 GND\_VDD\_EXT\_CSF\_FC\_2ROWS and VDD\_GND\_EXT\_CSF\_FC\_2ROWS

#### 2.2.5.1. Functional Diagram



#### 2.2.5.2. Interface Description

Table 16: Pin Description

Pin	Туре	Voltage Level (V)	Description				
	Pad pins						
vdd	Input / Output	vdd	Core power node, pad side				
gnd	Input / Output	0	Core and substrate ground node, pad side				
		Track pins					
vdde	Input / Output	vdde	IO power node				
vdd	Input / Output	vdd	Core power node				
gnde	Input / Output	0	IO ground node				
gnd	Input / Output	0	Core and substrate ground node				

#### 2.2.5.3. Cell Information

Table 17: Cell Information

Cymhal	Dozomotor	Conditions		Value		Unit	
Symbol	Parameter	Conditions	Min	Тур	Max		
1	Leakage current	Fast Process, Max voltage, 25°C (vdd node)	-	-	44	nA	
I <sub>leakage</sub>	Leakage current	Fast Process, Max voltage, 125°C (vdd node)	-	-	7.8	μΑ	
		110°C (vdd node)	-	-	91		
	DC current Pad to core [1]	110°C (gnd node)	-	-	114	mA	
	VDD_GND_EXT_CSF_FC _2ROWS	125°C (vdd node)	-	1	32	IIIA	
		125°C (gnd node)	-	-	40		
		110°C (vdd node)	-	-	91		
I <sub>DC</sub>	DC current Pad to core [1]	110°C (gnd node)	-	-	114	А	
	GND_VDD_EXT_CSF_FC _2ROWS	125°C (vdd node)	-	-	32	mA	
		125°C (gnd node)	-	-	40		
	DC current Pad to core [2]	110°C (vdd / gnd node)	-	-	38	mA	
	DC current Pad to core	125°C (vdd / gnd node)	-	-	22		
	RMS current Pad to core [1]	100°C (vdd node)	-	-	99	m A	
	VDD_GND_EXT_CSF_FC _2ROWS	100°C (gnd node)			123	mA	
I <sub>RMS</sub>	RMS current Pad to core [1]	100°C (vdd node)			119	А	
	GND_VDD_EXT_CSF_FC _2ROWS	100°C (gnd node)			125	mA	
	RMS current Pad to core [2]	100°C (vdd / gnd node)	-	-	103	mA	
	Pad to core resistance	25°C (Pad vdd to IA core pin)	-	-	403		
D	VDD_GND_EXT_CSF_FC _2ROWS	25°C (Pad gnd to IB core pin)	-	-	115		
R <sub>PadToCore</sub>	Pad to core resistance	25°C (Pad vdd to IA core pin)	-	-	408	mΩ	
	GND_VDD_EXT_CSF_FC _2ROWS	25°C (Pad gnd to IB core pin)	-	-	103		

<sup>[1]</sup> Taking into account only RMS/DC current capability of the IO cell without RDL and BUMP constraints

<sup>[2]</sup> Considering min RDL width to BUMP, that is, same width as the LB width in IO cell.



DC and RMS current information do not take into account RDL constraints which are dependent upon chip design, except for case [2].

DC/RMS current values of RDL should be checked accordingly at chip level.

#### 2.2.5.4. Functional Description

These cells provide power and ground (vdd and gnd) connections, to the core and to the pad ring.



#### 2.3 FILLER CELLS

## 2.3.1 FILLCELL\_1GRID / 1UM / 5UM / 10UM\_EXT\_CSF\_FC\_LIN / FC\_INNER / FC\_OUTER / CL\_LIN

#### 2.3.1.1. Functional Description

These cells are used as a filler cells.

#### 2.3.2 FILLCELL\_VDDE\_GNDE\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_2ROWS

#### 2.3.2.1. Cell information

Table 18: Cell information


Symbol	Parameter	Condition	Value			Unit
Symbol	raiailletei	Condition	Min	Тур	Max	Offic
lan	c DC current Rails to core	110°C (vdde / gnde node)	-	-	11	m A
IDC		125°C (vdde / gnde node)	-	-	4	mA
IRMS	RMS current Rails to core	100°C (vdde / gnde node)	-	-	22	mA
R <sub>Rails</sub> to core	Rails to core resistance	25°C (gnde node)	-	-	300	mΩ
		25°C (vdde node)	-	-	500	mΩ

#### 2.3.2.2. Functional Description

This cell is used as a filler cell. It cuts the 'gnd' core pin to provide both 'vdde' and 'gnde' access to core in thick metal 'IB'. It should be placed once for every compensation cell placed on the chip.

#### 2.3.3 FILLCELL\_REFASRC\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_2ROWS

#### 2.3.3.1. Functional Diagram





#### 2.3.3.2. Interface Description

Table 19: Pin Description

Pin	Туре	Voltage Level (V)	Description				
	Logic pins <sup>[1]</sup>						
ASRCN<0:6>	Input/Output	0 or vdde	ASRCN <0:6> signal nodes				
ASRCNCORE<0:6>	Input/Output	0 or vdde	ASRCN <0:6> signal nodes, core side				
ASRCP<0:6>	Input/Output	0 or vdde	ASRCP <0:6> signal nodes				
ASRCPCORE<0:6>	Input/Output	0 or vdde	ASRCP <0:6> signal nodes, core side				
REFIOA	Input/Output	Vref	REFIOA reference node				
REFIOACORE	Input/Output	Vref	REFIOA reference node, core side				
REFIOB	Input/Output	Vref	REFIOB reference node				
REFIOBCORE	Input/Output	Vref	REFIOB reference node, core side				
		Track pins					
gnde	Input/Output	0	IO ground node				
vdde	Input/Output	vdde	IO power node				

<sup>[1]</sup> Logic pins are digital. Hence, ensure that all the input pins are either tied to ground or to their respective supply levels depending upon the mode of operation of the IO cell. Floating input pins are not allowed.

#### 2.3.3.3. Cell Information

Table 20: Cell Information

Symbol	Parameter	Conditions	Value			Unit
Symbol	Farameter	Conditions	Min	Тур	Max	Uilit
Ileakage	Leakage current	Fast Process, Max voltage, 25°C (vdde node)			< 150	20
		Fast Process, Max voltage, 125°C (vdde node)		-	< 150	pА


#### 2.3.3.4. Functional Description

The FILLCELL\_REFASRC\_EXT\_CSF\_FC\_LIN/CL\_LIN cells are designed to act as the ASRCN <0:6>, ASRCP <0:6>, REFIOA, and REFIOB signal connector to core compensation cell and reference cell.



#### 2.3.4 EMPTYCELL\_EXT\_CSF\_FC\_INNER / OUTER

#### 2.3.4.1. Functional Diagram



#### 2.3.4.2. Interface Description

Table 21: Pin Description

Pin	Туре	Voltage Level (V)	Description		
Track pins					
vdde	Input / Output	vdde	IO power node		
gnd	Input / Output	0	Core and substrate ground node		
gnde	Input / Output	0	IO ground node		

#### 2.3.4.3. Cell Information

Table 22: Cell Information

Comple of	Donomotor	Conditions	Value			Unit
Symbol Parameter		Conditions	Min	Тур	Max	
I <sub>leakage</sub>	Leakage current	Fast Process, Max voltage, 25°C (vdde node)	-	-	< 150	- pA
		Fast Process, Max voltage, 125°C (vdde node)	-	-	< 150	


#### 2.3.4.4. Functional Description

EMPTYCELLs are IO supply cells without pad. They aim at filling a row (inner or outer) of a double row ring, instead of an IO, and providing signal connection between the two rows, in the same way as IO cells do.



## 2.3.5 FILLCELL\_FEEDTHROUGH\_40UM\_EXT\_CSF\_CL\_LIN

#### 2.3.5.1. Functional Diagram



#### 2.3.5.2. Interface Description

Table 23: Pin Description

Pin	Туре	Voltage Level (V)	Description
	Track pins		
vdde	Input / Output	vdde	IO power node
gnd	Input / Output	0	Core and substrate ground node
gnde	Input / Output	0	IO ground node

#### 2.3.5.3. Cell Information

Table 24: Cell Information

Comple of	Donomotor	Conditions	Value		11		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
I <sub>leakage</sub>	Leakage current	Fast Process, Max voltage, 25°C (vdde node)	-	-	< 150	<b>π</b> Λ	
		Fast Process, Max voltage, 125°C (vdde node)	-	-	< 150	- pA	


#### 2.3.5.4. Functional Description

This cell is provided only on CL view. It provides routing possibility through the IO cluster with M2, M3 and M4.



## 2.3.6 FILLCELL\_END\_LEFT /RIGHT\_EXT\_CSF\_FC / CL\_LIN / FC\_INNER / FC\_2ROWS

#### 2.3.6.1. Functional Diagram



#### 2.3.6.2. Interface Description

Table 25: Pin Description for CORNER Cells

Pin	Туре	Voltage Level (V)	Description
		Logic pins <sup>[1]</sup>	
ASRCN<0:6>	Input/Output	0 or vdde	ASRCN <0:6> signal nodes
ASRCNCORE<0:6>	Input/Output	0 or vdde	ASRCN <0:6> signal nodes, core side
ASRCP<0:6>	Input/Output	0 or vdde	ASRCP <0:6> signal nodes
ASRCPCORE<0:6>	Input/Output	0 or vdde	ASRCP <0:6> signal nodes, core side
REFIOA	Input/Output	Vref	REFIOA reference node
REFIOACORE	Input/Output	Vref	REFIOA reference node, core side
REFIOB	Input/Output	Vref	REFIOB reference node
REFIOBCORE	Input/Output	Vref	REFIOB reference node, core side
gnd	Input/Output	0	Core and substrate ground node
vdde	Input/Output	vdde	IO power node

<sup>[1]</sup> Logic pins are digital. Hence, ensure that all the input pins are either tied to ground or to their respective supply levels depending upon the mode of operation of the IO cell. Floating input pins are not allowed.



#### 2.3.6.3. Cell Information

Table 26: Cell Information


Comple of	Dozomotov	Value			11:4:4	
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>leakage</sub>	Leakage current	Fast Process, Max voltage, 25°C (vdde node)	-	-	< 150	- Λ
		Fast Process, Max voltage, 125°C (vdde node)	-	-	< 150	- pA

#### 2.3.6.4. Functional Description

The purpose of FILLCELL\_END\_LEFT\_EXT\_CSF\_\*\* and FILLCELL\_END\_RIGHT\_EXT\_CSF\_\*\* is to provide a latch-up guard ring, to hang to the power core grid on right and left sides and to allow compensation cell placement beside . It provides core pins for vdd, gnd, ASRCNCORE<0:6>, ASRCPCORE<0:6>, REFIOACORE, and REFIOBCORE.

## 2.4 LB/LT/RB/RTCORNERCELL\_EXT\_CSF\_FC\_LIN / FC\_2ROWS

#### 2.4.1 Functional Diagram



#### 2.4.2 Interface Description

Table 27: Pin Description

Pin	Туре	Voltage Level (V) Description	
		Track pins	
vdde	Input / Output	vdde	IO power node
gnde	Input / Output	0	IO ground node



#### 2.4.3 Cell Specifications

Table 28: Cell Specifications for LB/LT/RB/RTCORNERCELL\_EXT\_CSF\_FC\_LIN

c.	umb al	Dovometor	Condition	Value			Unit
3)	Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Leakage current for  *CORNERCELL_*_LIN cells	Fast Process, Max voltage, 25°C (vdde node)	-	-	318	nA
			Fast Process, Max voltage, 125°C (vdde node)	-	-	2.5	μΑ
Ileakage	Leakage current for	Fast Process, Max voltage, 25°C (vdde node)	-	-	636	nA	
	*CORNERCELL_*_2ROWS cells	Fast Process, Max voltage, 125°C (vdde node)	-	-	5	μΑ	

## 2.4.4 Functional Description

The corner cell is used to maintain rails continuity in the IO ring at chip corners. The following table lists the type of corner cells along with their position in the IO ring. Corner includes the full clamp.


Table 29: Corner Cell Usage

Туре	Description	
LBCORNERCELL	Left bottom corner	
LTCORNERCELL	Left top corner	
RBCORNERCELL	Right bottom corner	
RTCORNERCELL	Right top corner	

#### 2.5 FILLERCUT CELLS

#### 2.5.1 FILLCUTCELL\_ALL\_EXT\_CSF\_FC\_LIN / FC\_2ROWS

#### 2.5.1.1. Functional Diagram



#### 2.5.1.2. Interface Description

Table 30: Pin Description

Pin	Туре	Voltage Level (V)	Description
		Track pins	
vdderight	Input / Output	vdde	IO power node on right side
gndright	Input / Output	0	Core and substrate ground node on right side
gndleft	Input / Output	0	Core and substrate ground node on left side

#### 2.5.1.3. Cell Information

Table 31: Cell Information

Comple of		Doromotor	Conditions	Value			11:4
	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I <sub>leakage</sub>	Leakage current	Fast Process, Max voltage, 25°C (vdderight node)	-	-	< 150	- pA
			Fast Process, Max voltage, 125°C (vdderight node)	-	-	< 150	

#### 2.5.1.4. Functional Description

The FILLCUTCELL\_ALL\_EXT\_CSF\_FC\_LIN / FC\_2ROWS cell is designed to cut the following nodes in the IO ring:

- vdde
- gnde



- vdd
- gnd (through B2B diodes for ESD continuity)
- ASRCN<0:6> and ASRCP<0:6>
- REFIOA
- REFIOB

#### 2.5.2 FILLCUTCELL\_GNDE\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_2ROWS

#### 2.5.2.1. Functional Description

The FILLCUT\_GNDE\_EXT\_CSF\_FC / CL\_LIN / FC\_2ROWS filler is designed to cut the gnde node in the IO ring

#### 2.5.3 FILLCUTCELL REFASRC EXT CSF FC LIN/CL LIN/FC 2ROWS

#### 2.5.3.1. Functional Description

The FILLCUT\_REFASRC\_EXT\_CSF\_FC / CL\_LIN / FC\_2ROWS filler is designed to cut ASRCN<0:6>, ASRCP<0:6>, REFIOA and REFIOB signal rails in the IO ring.

#### 2.5.4 FILLCUTCELL\_VDDE\_GNDE\_EXT\_CSF\_FC\_LIN / CL\_LIN / FC\_2ROWS

#### 2.5.4.1. Functional Description

The FILLCUT\_VDDE\_GNDE\_EXT\_CSF\_FC / CL\_LIN / FC\_2ROWS filler is designed to cut vdde and gnde nodes in the IO ring.

#### 2.5.5 FILLCUTCELL VDDE EXT CSF FC LIN/CL LIN/FC 2ROWS

#### 2.5.5.1. Functional Description

The FILLCUT\_VDDE\_EXT\_CSF\_FC / CL\_LIN / FC\_2ROWS filler is designed to cut vdde node in the IO ring.

#### 2.5.6 FILLCUTCELL VDD EXT CSF FC LIN/CL LIN/FC 2ROWS

#### 2.5.6.1. Functional Description

The FILLCUT VDD EXT CSF FC / CL LIN / FC 2ROWS filler is designed to cut vdd node in the IO ring.



## 3. Electrical Specifications

## 3.1 ESD and Latch-up Characteristics

Table 32: ESD and Latch-up Characteristics

Symbol	Parameter	Condition	Target	Unit
		Human Body Model (HBM) <sup>[1]</sup>	2000	V
V <sub>ESD</sub>	Electrostatic discharge voltage	Machine Model (MM) [1]	100	V
		Charge Device Model (CDM) [1]	500V JEDEC	V
	Injection current	Maximum operating junction temperature	100	mA
Ilatch-up	Over-voltage stress	125°C <sup>[2]</sup>	1.5* vdde	V

- [1] ESD qualification: According to electrostatic discharge sensitivity measurement
- [2] Latch-up qualification: According to latch-up sensitivity measurement.




The level of CDM current seen at a given pre-charge voltage varies significantly with the chip size and package type. For instance, larger dies/packages generates higher CDM current.

However, this package size dependence has been considered during IO qualification, so that the above CDM commitment remains valid for any die/package size (even for large die/package sizes of hundreds of mm<sup>2</sup>).



## 3.2 ESD Clamps power-up sensitivity

For correct power-up sequence without parasitic clamp switch-on, it is necessary to limit the power rise time as per next table.





Power Ramp-Up should be equal or slower than 0.5V/us.

## 4. Usage Guidelines

## 4.1 Design Requirements

The C28SOI\_IO\_EXT\_CSF\_BASIC\_EG library supports the construction of an IO ring in single row or double rows configuration.

## 4.2 Physical implementation

#### 4.2.1 General placement rules

All cells in this library have their origin at (0, 0) and the 'pr boundary' abutted to the origin axes. The strategy to build the IO pad ring or the IO cluster is to abut laterally 'pr boundary' layers.



The rails of the IO pad ring should not be modified. Only the appropriate filler cut cells supplied within the library should be used. Non-compliance of this constraint disengages the responsibility of the IO supplier and prevents final implementation for full solution / services and support that could be provided for this deliverable.

#### 4.2.2 Filler cells placement rules

Following rule should be strictly followed when constructing a pad ring.




All spaces between IOs should be filled by the larger filler cells available or if needed, FILLCELL\_REFASRC\_EXT\_CSF\_\*\*, FILLCELL\_VDDE\_GNDE\_EXT\_CSF\_\*\* cells.

FILLCELL\_1GRID\_EXT\_CSF\_\*\* and FILLCELL\_1UM\_EXT\_CSF\_\*\* cells must not be used to fill in gaps larger than 5 µm.



#### 4.2.3 FILLCUTCELL\_ALL usage

When using FILLCUTCELL\_ALL\_EXT\_CSF\_FC\_LIN cell, please consider that the substrate node on the right side (gndright) is "virtually" different from the substrate node on the left side (gndleft). Therefore, one of the substrate polarization must be isolated using the marker layer, SXCUT drawing. Figure 16: Using SXCUT Drawing with FILLCUTCELL\_ALL\_EXT\_CSF\_FC\_LIN Cell shows the way to use this layer.



#### 4.2.4 Guidelines for 2ROWS sections construction

#### 4.2.4.1. Generalities


The double row IO ring is built by using 2ROWS, OUTER and INNER IOs.

- OUTER cells are filling in one IO slot and these cells are 'L-shape' to allow signal routing from IO cell to core.
- INNER IO is the same as a linear one and it is used only in the inner row.
- 2ROWS cells fill both inner and outer rows.

To differentiate IO cells dedicated for 2ROWS usage from linear ones, the following nomenclature is used

- **INNER**: for inner row IO cells
- OUTER: for outer row IO cells
- \_2ROWS: for IO with inner and outer pads in the same frame









#### 4.2.4.2. Assembly of INNER and OUTER IOs

Three different configurations can occur when abutting INNER and OUTER IO cells.


Case 1: Inner IO is aligned on term of width to the outer one. In this case as shown in the figure below no filler is need to abut these two cells.



Case 2: Inner IO is larger than the outer one to be placed with. In this case OUTER fillers are needed to fill in the free space in the outer row



Case 3: Outer IO is larger than the INNER one to be placed with. In this case INNER fillers are needed to fill in the free space in the inner row





Only these three placement configurations are allowed to abut INNER and OUTER cells




For OUTER and INNER FILLERs placement same fillers placement rules described in the previous chapter have to be respected




## 4.2.5 Guidelines for switching between single and 2ROWS configuration

In case of switching between single and double row configuration, a minimum distance of 2 µm must be maintained between FILLCELL\_END\_\*\_FC\_LIN\_INNER and the routing zone of LIN IO ring.




In case of starting a 2ROWS configuration ring after a linear corner, a minimum distance must be maintained in order to route the linear IOs.



## 4.2.6 Flip-chip Architecture

## 4.2.6.1. Principles of Flip-chip Architecture

The use of a flip-chip package allows IOs placement not only in the periphery, but also in the core.



## 4.2.6.2. Peripheral Flip-chip


Peripheral flip-chip architecture is quite similar to a wirebond pad. IOs can be put in an L-shaped ring or in a line on the sides of the chip. IO pins are redistributed to the bump by Alucap. The characteristics of the developed solution are:

- Flexible IO cell versus bump placement.
- Fixed IO height.
- Flexible IO width (multiple of routing grid).

## 4.2.6.3. Flip-chip Cluster

- In the core, IOs are arranged in a line. A linear group of several IOs is named as Cluster (CL)
- IO pins are redistributed to the bump by Alucap.
- A cluster can be integrated everywhere in the chip. However, as it contains Alucap pins, it must be placed between Alucap bump rows (or columns) to avoid shorts.





 Note: The cluster cells ensure latch-up free configuration when placed in the core. It also provides a core power grid continuity in the 2 axis

## 4.3 Information on Power Cells

#### 4.3.1 ESD Protection Nomenclature

For a better understanding of the ESD placement rules, the following definition of ESD protection devices is proposed:

- CVDDE refers to the full VDDE/GNDE ESD clamp. It is embedded in VDDE\_EXT\_CSF\_\*\*, GNDE\_EXT\_CSF\_\*\* and \*\*CORNERCELL\_EXT\_CSF\_\*\* cells.
- CVDD refers to the VDD/GND ESD clamp. It is embedded in VDD\_EXT\_CSF\_\*\*, GND\_EXT\_CSF\_\*\* and each time in VDD\_GND/GND\_VDD\_EXT\_CSF\_FC\_2ROWS supply cells.

•

## 4.3.2 IO Supply Placement Rules (VDDE/GNDE)

#### 4.3.2.1. IO Supply Number

The number of IO supplies required in an IO ring is defined by three main parameters:

- Current capability of the cell
- Minimum number of VDDE/GNDE ESD clamps
- Simultaneous switching noise concept: limitation of the power/ground bounce, in order to maintain correct signal integrity.

•



#### Number of vdde / gnde supplies:

The number of IO supplies required for each type of IO is described in the User Manual of each IO library. It includes two constraints, the current capability of the cell and the simultaneous switching noise concerns.



**CVDDE.r1:** For any IO ring section delimited by vdde and/or gnde cut, at least two CVDDE clamps are required.

#### 4.3.2.2. IO Supply Distance



CVDDE.r2: The maximum distance between two CVDDE ESD clamps is 1 mm.



## 4.3.3 Core Supply Placement Rules (VDD/GND)

#### 4.3.3.1. Core Supply Number

The number of core supplies required in an IO ring is defined by the current capability of the cell.



#### Number of vdd / gnd supplies:

The number of core supplies required to supply the core is under chip designer responsibility.

**Note:** Using a homogenous power grid and supply distribution always has a positive impact in term of voltage drop.

On each vdd section of the IO ring, a VDD\_EXT\_CSF\_\*\* and a GND\_EXT\_CSF\_\*\* or a VDD\_GND/GND\_VDD\_EXT\_CSF\_FC\_2ROWS power cell is mandatory to supply the vdd and gnd nodes. This cell embeds its own vdd / gnd ESD clamp (CVDD).



**CVDD.r1:** vdd and gnd rails must always be polarized by appropriate supply cells. For any IO ring section delimited by vdd and/or gnd cut, at least two CVDD clamps are required.



Vdd and gnd core nodes supplied by core supply BUMP can be protected also by the 1V0 CORECLAMP provided by the C28SOI\_IO\_EXT\_ALLF\_CORESUPPLY\_EG library. You can refer to C28SOI\_IO\_EXT\_ALLF\_CORESUPPLY\_EG library UM for usage guidelines.



If vdd and gnd core nodes are protected only through 1V0 CORE CLAMP, provided by the C28SOI\_IO\_EXT\_ALLF\_CORESUPPLY\_EG library, a support has to be requested.

## 4.3.3.2. Core Supply Distance

To prevent any dangerous voltage difference between vdd and gnd rails during an ESD event, the following rule must be respected.



CVDD.r2: Maximum distance between two 1V0 ESD clamps (CVDD) is 640 μm.



#### 4.3.4 Fillercut Cells

## 4.3.4.1. Cutting Pad Ring Rails

#### **Cutting vdde and/or gnde rails**

Following rule has to be respected when cutting vdde and/or gnde rails to ensure the performance of ESD network.



CVDDE.r3: In case of cut VDDE and/or GNDE (FILLCUTCELL\_ALL\_\*\*, FILLCUT\_GNDE\_\*\*, FILLCELL\_END\_\*\*, FILLCUT\_VDDE\_\*\* and FILLCUT\_VDDE\_GNDE\_\*\* cells), IO near the cuts must be at less than 250 µm distance from CVDDE ESD clamp.



**CVDDE.r4:** When vdde node is cut: if the two adjacent IOring sections are not powered at the same time (one side of the cut is vdde ON and the other one is vdde OFF), ASRC and REF nodes have to be cut by using FILLCUTCELL\_REFASRC\_EXT\_CSF \* filler.

#### Cutting gnd rail (FILLCUTCELL\_ALL\_\*\* and FILLCELL\_END\_\*\* cells)

Gnd node is the global ESD reference node for ESD protection. As a consequence, this node should be continuous through the entire chip. When gnd node is cut, this continuity is ensured by the use of a back-to-back diode that is present inside FILLCUTCELL\_ALL\*\* cell between left and right track pins. Please refer to Section 2.5.1 FILLCUTCELL\_ALL\_EXT\_CSF\_FC\_LIN/FC\_2ROWS for details.

Due to the presence of these diodes on the global ESD reference node, a restriction of three 'gnd' cuts is mandatory on a chip, to avoid an overvoltage of the stressed pad during an ESD event. This is specified in the following rule.



**GND.r1:** A maximum of three cuts of 'gnd' node (FILLCUTCELL\_ALL\_\*\* and FILLCELL\_END\_\*\* cells) are allowed per chip. Between two different IOs sections, only one back-to-back diode has to be present between two gnd nodes.



If cut of gnd node is needed for more than three times in a chip, please refer to the C28SOI\_IO\_EXT\_ALLF\_ESDHUB\_EG library user's manual

#### **Cutting vdd rail**



**VDD.r1:** Maximum distance between a clamp and a cut (FILLCUTCELL\_ALL\_\*\*, FILLCELL\_END\_\*\* and FILLCUT\_VDD\_\*\* cells) is 400 μm.



#### **Summary**

Table 33: Cutting Rails

Cells	Cut vdde Rails	Cut gnde Rails	Cut vdd Rails	Cut gnd Rails	Rules
FILLCUTCELL_ALL_EXT_CSF_**	Х	X	X	X	CVDDE.r1, CVDDE.r2, CVDDE.r3, CVDDE.r4, CVDD.r1, CVDD.r2, GND.r1, VDD.r1
FILLCUT_GNDE_EXT_CSF_*	-	х	-	-	CVDDE.r1, CVDDE.r2, CVDDE.r3
FILLCUT_VDDE_EXT_CSF_*	х	-	-	-	CVDDE.r1, CVDDE.r2, CVDDE.r3, CVDDE.r4
FILLCUT_VDDE_GNDE_EXT_CSF_*	х	х	-	-	CVDDE.r1, CVDDE.r2, CVDDE.r3, CVDDE.r4
FILLCUT_VDD_EXT_CSF_*	-	-	Х	-	CVDD.r1, CVDD.r2, VDD.r1
FILLCELL_END_LEFT/RIGHT_EXT_CSF_*	х	х	Х	Х	CVDDE.r1, CVDDE.r2, CVDDE.r3, CVDD.r1, CVDD.r2, GND.r1, VDD.r1

<sup>&#</sup>x27;X' indicates the cut rails of the cells.

## 4.3.5 WIRECELL Placement Rules



To connect an input buffer or a transistor gate to IO pad It is mandatory to use RES pin (series resistor pin on IO signal) and a CDM secondary protection

<sup>&#</sup>x27;-' indicates the non-cut rails of the cells.

## **5.Contact Information**

ST users, login to **HELPDESK**. (<a href="http://col2.cro.st.com/helpdesk">http://col2.cro.st.com/helpdesk</a>) for submitting queries or support requests.

Non-ST users, contact Customer Support personnel.



## **Appendix A: Cell Naming Convention**

Table 34: Naming Convention for Top Cells

Segment Name	Description
Cell type	Refers to the type of cell. It can have either of the following values:  - VDDE/GNDE: IO power supply cell  - FILLCELL: filler cells  - FILLCUTCELL: fillercut cell
1 <sup>st</sup> suffix	Refers to the cell offer. It can have either of the following values: - <none> - EXT: extended CDM specification offer</none>
2 <sup>nd</sup> suffix	Refers to the type of frame. It can have any of the following values: - CSF: refers to compatible standard frame
3 <sup>rd</sup> suffix	Refers to the layout view of the cell. It can have any of the following values: - FC: represents flip-chip configuration - CL: represents cluster configuration
4 <sup>th</sup> suffix	Refers to the type of IO ring configuration: - LIN: represents single row (linear) configuration - 2ROWS: represents double row configuration

Table 35: Example: Segments in Name of VDDE\_EXT\_CSF\_FC\_LIN Cell

Segment Name	Segment Value	Description	
Cell type	VDDE	VDDE power supply cell	
1 <sup>st</sup> suffix	EXT	Extended CDM specification	
2 <sup>nd</sup> suffix	CSF	Uses compatible standard frame	
3 <sup>rd</sup> suffix	FC	Flip-chip configuration	
4 <sup>th</sup> suffix	LIN	Linear layout configuration	

# **Appendix B: Document Revision History**

Table 36: Revision History

Date	Document Version	Comments
11-February-2016	1.4	<ul> <li>Reference Library added</li> <li>Alignment to ESD/LU guidelines</li> <li>Table 2 "Acronyms/Abbreviations" added</li> <li>Leakage current for Wirecells updated</li> <li>Functional diagrams of FILLER_END and REFASRC fillers updated</li> </ul>
09-July-2015	1.3	<ul> <li>"Pin description" tables improved</li> <li>"Cell Information" tables updated</li> <li>DC current for WIRECELL cells corrected</li> </ul>
04-June-2015	1.2	DC and RMS currents updated for supply cells
06-November-2014	1.1	<ul> <li>DC current Pad to core updated for GND and VDD FC LIN cells</li> <li>Rails to core resistance added for FILLCELL_VDDE_GNDE_* cells</li> </ul>
22-September-2014	1.0	First release





#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

 $\hbox{@ 2016 STM}{}$ icroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com