

1. Release Notes

1.1 Product Release Information

Table 1. Product Identification

Parameter	Description
Library Name	C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_6U1X2T8XLB
Library Version	7.0
Library Type	IO Cells
Technology	CMOS028_FDSOI
DK Version	DK_cmos28FDSOI_RF_6U1x_2T8x_LB 2.8.c-08

1.2 Impact of Product Release

For latest information, please refer to LYS (<http://col2.cro.st.com/libyield>).

1.3 Related Documentation

- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_7.0 User Manual
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_7.0 Release Notes and Known Problems and Solutions
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_ff28_1.05V_1.95V_125C_7y50kR_ss28_1.10V_1.65V_m40C_7y50kR_7.0 DataBook
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_ff28_1.10V_1.95V_m40C_tt28_1.00V_1.80V_25C_ss28_0.90V_1.65V_125C_7.0 DataBook
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_ff28_0.90V_1.95V_125C_2ey_ss28_0.90V_1.65V_m40C_2ey_7.0 DataBook

- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_ff28_0.90V_1.95V_m40C_2ey_ss28_0.90V_1.65V_125C_-2ey_7.0 DataBook
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_ff28_1.10V_1.95V_125C_ss28_0.90V_1.65V_m40C_-7.0 DataBook
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_ff28_1.10V_1.95V_m40C_7y50kR_ss28_1.10V_1.65V_-125C_7y50kR_7.0 DataBook
- C28SOI_IO_EXT_CSF_COMPENSATION1V8_LR_EG_7.0 HDL MODELS model usage guidelines

2. Changes with respect to all Previous Versions

2.1 Changes in Version 7.0 w.r.t Version 6.0

A. STF are Characterized with SPICE DK_cmos28FDSOI_RF_6U1x_2T8x_LB 2.8.c-08

B. 86 corners are added in this release

Spice Updated and Align with New DK.

2.2 Version 6.0

A. This is the Final release.

B. This package contains Verilog, libs, Cadence LEF, SIGNOFF LEF, SIP, SIGNOFF GDS, CDL and SYNOPSIS LAYOUT & FRAM.

(1) Verilog Models:

I. Verilog (.v) model : Compliance with power aware flow.

II. In VERILOG Pin name, Pin direction and functionality is aligned with Usermanual .

(2) Liberty NLDM (STF) :

I. STF view is compliance with UPF flow .

First Release

3. Known Problems and Solutions of this release



This document is compatible for viewing with acroread 7.0 and later versions. If opened with a lower version of acroread, there might be some color display problem.



Stand alone Level

ERROR : Rule B1.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule B2.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.10 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.11 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.12 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.2 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.3 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.4 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.5 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.6 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.7 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.8 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule EMET.DEN.9 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule FD_131a_V5_C - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule FD_131a_W0_C - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule FD_131a_W1_C - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule FD.131a_YZ.C - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule IA.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule IB.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule M2.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule M3.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule M5.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.

ERROR : Rule M6.DEN.1 - ERROR will be corrected at SOC level after EMAT (Embedded Metrology Structures Description) structures placement. These structures are placed through Flow (as per DRM) at SOC level and these DRC errors will go away Antenna Error will be corrected at SOC level. checked ALL cell. no Antenna error.



Ignorable LVS/ERC Errors

cell Level

ERC.1a, ERC, OPT1



Average consumption is provided in the leakage value for Normal Mode.



For normal mode typical code is modeled in HDL views while in actual design the compensation code will depend on PVT in the normal mode.



Delay are modeled in Verilog models are as follows:-

1. Normal to (any mode except invalid) =15 ns
2. (any mode except fastfreeze) to normal = 10000 ns
3. Fastfreeze to normal =15 ns
4. any mode to Invalid = 0 ns
5. Invalid to (any mode except normal) = 15 ns
6. Invalid to normal =10000 ns
7. Default delay other than the above mentioned modes = 15 ns (Example Read mode to IDDQ mode)

4. Contact Information

For more information about this product/IP/Library or any problems or suggestions, please contact **HELPDESK** (<http://col2.cro.st.com/helpdesk>).

Non-ST users, please contact the respective Customer Support.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com