

28nm FD-SOI Cadence Reference Flow Sign-Off Application Notes

Version 3.0

Digital Design Flows & Methodologies

October 2018



Revisions 2

Version	Date	Comment
3.0	October 2018	No change. Alignment with PnR 3.0
2.0	March 2018	 Updated EDA tools versions Vdd range is 0.8V to 1.2V OCV derate factors have to be applied on both gate delays and wire delays Updated hold data derates for PB0 & PB4 clock tree Updated Tempus settings
1.0	June 2017	Initial Version



Prerequisites: Documentation 3

- Please refer to the Foundation Cadence TechnoKit cmos028FDSOI User Manual for the description of the technology files
- Please refer to the 28nm FD-SOI Cadence Reference Flow PnR **Application Notes** for information regarding Place-and-Route flow




EDA Tools Versions 4

 The 28nm FD-SOI Cadence Reference Flow has been qualified with the following EDA tools

Sign-Off Step	EDA Tool & Version		
Gate-Level RC Extraction	Cadence Quantus 17.11		
Static Timing Analysis	Cadence Tempus 15.22		
Power Integrity	Cadence Voltus 17.11		

• EDA tools versions used for flow execution are left up to user discretion



Gate-Level RC Extraction





8 Sign-Off Extraction Scenarios


#	RC	Т
1	SigCmin	max T
2	SigCmin	min T
3	SigCmax	max T
4	SigCmax	min T
5	SigRCmin	max T
6	SigRCmin	min T
7	SigRCmax	max T
8	SigRCmax	min T




28nm FD-SOI RC Corners Description











28nm FD-SOI RC Corners Summary

Nama	Description				
Name	Capacitance	Resistance			
SigCmin	Clateral MIN	Rwire MAX			
SigCmin	Cvertical MIN	Rvia MIN			
SigCmay	Clateral MAX	Rwire MIN			
SigCmax	Cvertical MAX	Rvia MAX			
SigRCmin	Clateral MAX	Rwire MIN			
SigkCillill	Cvertical MIN	Rvia MIN			
SigPCmay	Clateral MIN	Rwire MAX			
SigRCmax	Cvertical MAX	Rvia MAX			





Static Timing Analysis



16 Sign-Off STA Scenarios per timing mode 10

#	Р	V	Т	RC
1	ff28	max V	max T	SigCmin
2	ff28	max V	min T	SigCmin
3	ff28	max V	max T	SigCmax
4	ff28	max V	min T	SigCmax
5	ff28	max V	max T	SigRCmin
6	ff28	max V	min T	SigRCmin
7	ff28	max V	max T	SigRCmax
8	ff28	max V	min T	SigRCmax
9	ss28	min V	max T	SigCmin
10	ss28	min V	min T	SigCmin
11	ss28	min V	max T	SigCmax
12	ss28	min V	min T	SigCmax
13	ss28	min V	max T	SigRCmin
14	ss28	min V	min T	SigRCmin
15	ss28	min V	max T	SigRCmax
16	ss28	min V	min T	SigRCmax



Max. transition Constraint on Clock

- The maximum transition check on clock depends on the operating voltage
- In case of multiple operating voltages, it is required to check the max. transition on clock only at the lowest voltage

Voltage	Clock Max. Transition Constraint
0.95 V	150 ps
0.90 V	160 ps
0.85 V	170 ps
0.80 V	200 ps



Clock Tree Implementation Rules 12

Criteria	Value		
Maximum clock transition	See previous slides		
Clock tree cells	Only balanced clock cells (*CN* cells)		
CTS	Only inverters		
Vth	No Vth mix		
VIII	Use fastest Vth*		
Doly Pigging	No Poly Biasing mix		
Poly Biasing	Use fastest PB*		
Minimum drive strength allowed	X9		
Maximum drive strength allowed (EMG constraints)	X70		



* Recommended

28nm FD-SOI OCV Derating Factors 13

PB0 Clock Tree

	Clask	Data Derate for Hold	Technology Uncertainty		
	Clock	Checks	Setup	Hold	
1.20 V	+/- 5 %	- 23 %	0 ps	20 ps	
1.10 V					
1.00 V					
0.90 V					
0.85 V					
0.80 V					

- To be applied on both gate delays and wire delays
- Valid under compliance with "Clock Tree Implementation Rules"



28nm FD-SOI OCV Derating Factors 14


PB4 Clock Tree

	Clack	Data Derate for Hold	Technology Uncertainty		
	Clock	Checks	Setup	Hold	
1.20 V	+/- 5 %	-18 %	0 ps	20 ps	
1.10 V					
1.00 V					
0.90 V					
0.85 V					
0.80 V					

- To be applied on both gate delays and wire delays
- Valid under compliance with "Clock Tree Implementation Rules"



OCV & CRPR Strategy 15





Setup Checks

Hold Checks

Required Settings for Tempus 1/2

- The following variables have to be set in Tempus for static timing analysis in 28nm FD-SOI:
 - set design mode -process 28
 - set analysis mode -analysisType onChipVariation

set	global timing cr	ppr transition	sense	same	transition	expanded
-----------------------	------------------	----------------	-------	------	------------	----------

- set global timing use latch early launch edge false
- set global timing enable early late data slews for setuphold mode checks true
- set global timing allow input delay on clock source true
- set global timing enable pessimistic cppr for reconvergent clock paths true
- set global timing enable power ground constants true
- set global timing enable timing window pessimism removal true
- set global timing path based enable exhaustive depth bounded by gba true



Required Settings for Tempus 2/2

Usage of CCS libraries is mandatory (timing & noise)

- No derate is applied on the dynamic portion of net delays
 - set timing derate -net delay -dynamic -clock -early 1.0
 - set timing derate -net delay -dynamic -clock -late 1.0
 - set timing derate -net delay -dynamic -data -early 1.0
 - set timing derate -net delay -dynamic -data -late 1.0



Setting STA 0y/2ey in Tempus 18

• The following lines describe how to mix fresh (0y) and aged (2ey) libraries during Static Timing Analysis in Cadence Tempus

```
set init view name func ss28 0.80V 0C Cmax
read view definition view definitions.tcl
read verilog
```

In file: view_definitions.tcl (example for 2 libraries)

```
create library set -name ss28 0.80V OC 2ey -timing [list \
        $my working path/LIBRARIES/C28SOI SC 12 CLK LL/ccs/C28SOI SC 12 CLK LL ss28 0.80V 0.00V 0.00V 0.00V 0C 2ey.lib.
        az \
        $my working path/LIBRARIES/C28SOI SC 12 CORE LL/ccs/C28SOI SC 12 CORE LL ss28 0.80V 0.00V 0.00V 0.00V 0C 2ey.li
        b.az
create library set -name ss28 0.80V OC -timing [list \
        $my working path/LIBRARIES/C28SOI SC 12 CLK LL/ccs/C28SOI SC 12 CLK LL ss28 0.80V 0.00V 0.00V 0.00V 0C.lib.gz \
        $my working path/LIBRARIES/C28SOI SC 12 CORE LL/ccs/C28SOI SC 12 CORE LL ss28 0.80V 0.00V 0.00V 0.00V 0C.lib.gz
create delay corner -name ss28 0.80V OC Cmax \
        -early library set ss28 0.80V OC \
        -late library set ss28 0.80V OC 2ey \
        -rc corner Cmax
set_analysis_view -setup ${init_view_name} -hold ${init_view_name}
```






SDF Generation



SDF Generation Methodology

- SDF can be generated in Tempus for back-annotated simulation purpose
- Using native SDF 3.0 flow, ST standards cells have empty mapping files: it is not required to use them in the Tempus write_sdf command
- Some memories and macros may have non empty mapping files
 - In that case those mapping files are compliant with SDF 3.0
 - They have to be loaded in the write_sdf command
- Tempus write_sdf command
 - write_sdf <design>.verilog.sdf.gz -view <view> -precision 4 -version 3.0 -recrem merge_when_paired -setuphold merge_when_paired -map_file "" -recompute_parallel_arcs





Power Analysis & Power Integrity



Sign-Off Power Analysis Scenarios Description 22

• The two following corners are typically used for power consumption measurements. However, power analysis scenarios may vary depending on chip specifications and power targets

#	Intent	Р	V	Т	RC
1	Typical Power Measurement	tt28	Nom. V	25°C	nominal
2	Maximum Power Measurement	ff28	Max. V	Max T	SigCmax



Sign-Off Power Integrity scenarios description 23

• The two following corners are typically used for static and dynamic IR-Drop analysis. However, IR-Drop scenarios may vary depending on chip specifications and power targets

#	Intent	Р	V	Т	RC (Signals)	RC (Power Grid)
1	Typical IR-Drop	tt28	Nom. V	25°C	nominal	nominal
2	Maximum IR-Drop	ff28	Max. V	Max T	SigCmax	SigRCmax

The following corner has to be used for electro-migration checks

#	Intent	Р	V	Т	RC (Signals)	RC (Power Grid)
1	EM checks (Average & RMS)	ff28	Max. V	Max T	SigCmax	SigRCmax

The following corner has to be used for ESD Bump-to-clamp checks*

#	Intent	Р	V	Т	RC (Signals)	RC (Power Grid)
1	ESD B2C Checks	any	any	25°C	NA	SigRCmax

Please note the ESD Bump-to-clamp check is the only ESD check which is performed with Cadence Voltus, it does not reflect all the ESD checks to be performed on the IO/bumps. ST Confidential

Required Settings for Voltus 24

The following variables have to be set in Voltus for tech PGV generation:

```
    set advanced pg library mode -followpins tap layer

                                                             highest lef pin laver \
                                  -followpins interface node laver
                                                                           highest lef pin laver
```

The following variables have to be set in Voltus for all power integrity analyses:

```
    set rail analysis mode -enable manufacturing effects

                                                            true
• set rail analysis mode-process techgen em rules
                                                            true
```

set rail analysis mode-em rules use lavout dimension true

 set rail analysis mode –em stack via check true

 set rail analysis mode -extractor include extraction.inc with extraction.inc content: use unoptimized pgv all setvar enable pin inst geo conn check true

The following variables have to be set in Voltus for dynamic IR-drop analyses:

```
    set_power_include_file power.inc

        (with power.inc content: ChipPwr rAlwaysUseDynamicCurrentModel 1)
```

 set power analysis mode -use ccs pgpin cap true

set_power_analysis_mode -enable_reduce_lib_model true




Required Settings for Voltus 25

- CCS-power libraries are mandatory for dynamic IR-drop analyses in 28nm FD-SOI for standard cells and memory libraries
- PGV (Power Grid Views) are mandatory for all power integrity analysis for all libraries that transport current (ex: IOs, ...). The corresponding PGV cell list must be defined when setting the rail analysis for both static and dynamic analyses through the following variable:
 - set rail analysis mode –use ir view list pgv cell list




Required Settings for Voltus ESD Check 26

- ESD cell protection have to be tagged during PGV generation:
 - set advanced pg library mode -common supply pins (IO GND VDD) -esd cells (cell clamp list)
- The following command has to be used to perform ESD Bump-to-clamp check:
 - analyze esd -gnd net {ground net list} -pwr net {power net list} \ -method bump to esd resistance -use power pad true
- User must check for each bump that at least one Bump-to-clamp resistance is ≤ 0.5 ohms.




Core clamp placement criteria



EM/IR-Drop Prevention: CTS Halos 27

- It is recommended to define CTS halos to prevent EM & IR-Drops issues
- CTS halo defines an exclusion area around a clock tree cell (where no other) clock tree cells are allowed)
- CTS Halo values depend on design mission profile
 - 28nm FD-SOI example
 - Design mission profile
 - Frequency 800MHz
 - Voltage 1.15V
 - grid M3 vertical pitch 16um
 - EM target: 10 years at 115C

- CTS Halo guidelines (assuming no halo overlap)
 - Y Halo = 0.1 um
 - X Halo = 8um for drives > X55
 - X Halo = 4um for drives < X55



Please refer to PnR Application Notes for CTS halos implementation

