
Release Notes and Known Problems and Solutions
12 track Standard Cell Library comprising Place and Route cells

1 Release Notes

1.1 Product Release Information

Table 1. Product Identification

Parameter	Description
Library name	C28SOI_SC_12_PR_LL
Library version	5.2.a
Library type	Standard Cells
Technology	CMOS028_FDSOI

1.2 Related Documentation

- [StandardCell_Notes.pdf](#) Present in Design Package
- [User Manual C28SOI_SC_12_PR_LL_um.pdf](#) present in doc directory of Product itself.
- Capacitance Value Decap_Info.csv present in doc directory of Product itself.

2 Release Details

2.1 Current Release Details, Version 5.2.a

- Below cells have been updated for Robustness relative to contact punch through effect.. There is no change in Cell Area and Abstract because of contact robustness update.
 - Updated cells are -
 - C12T28SOI_LLL_DECAPXT4
 - C12T28SOI_LLL_DECAPXT8
 - C12T28SOI_LLL_PDECAP16
 - C12T28SOI_LLL_PDECAP32
 - C12T28SOI_LLL_PDECAP64
- The product remains aligned to DP28FDSOI 2.5 specifications.

2.2 Version 5.2

- Previously the PC was cut asymmetric due to which some cells of this library were producing DRC errors with other cells in some configurations. Now this has been corrected in this release. PC on Boundary has been now cut symmetric to NW (45nm both sides) keeping PC to PC space of 90 nm. To support this PC cut, mos sizes have been altered too but all these mos are dummy mos. There is no change in Area or Abstract or characterized data for any Cell. Only change is in PC and RX layers for corrected cells.
 - Corrected cells are 6 cells as below -
 - C12T28SOI_LL_FILLERPFOP16
 - C12T28SOI_LL_FILLERPFOP2
 - C12T28SOI_LL_FILLERPFOP32
 - C12T28SOI_LL_FILLERPFOP4
 - C12T28SOI_LL_FILLERPFOP64
 - C12T28SOI_LL_FILLERPFOP8
- The product remains aligned to DP28FDSOI 2.5.

2.3 Version 5.1

- Cells have been re-characterized with new Spice Cards. Therefore there is update in Timing & Power Information in libs.
- To enable support for Cadence Voltus Flow, CCS-Power has been added.
- Characterization corners have been re-defined in-line with DP Specifications.
- The product is aligned to DP28FDSOI 2.5 in terms of Characterization Specifications and CAD views support. Refer to Design Package Documents for more details.

2.4 Version 5.0

- Dummy Poly in layout across various cells has been cut for DFM robustness.

- The Non-split Filler Cell with Antenna Diode has been added:
 - C12T28SOI_LL_ANTPROTGVFILLERNPW6
- 8 cells have been updated for Robustness relative to contact punch through effect. Minimum Enclosure of 20nm for RX/CA has been ensured. There is no change in Cell Area and Abstract because of contact robustness update.
 - C12T28SOI_LLEGLV_DECAPXT9
 - C12T28SOI_LLEGLV_DECAPXT12
 - C12T28SOI_LLEGLV_DECAPXT16
 - C12T28SOI_LLEGLV_DECAPXT32
 - C12T28SOI_LLEGLV_DECAPXT64
 - C12T28SOI_LLL_DECAPXT4
 - C12T28SOI_LLL_DECAPXT8
 - C12T28SOI_LLL_PDECAP32
- 3 cells have been updated to fix DRC abutment issue.
 - C12T28SOI_LLL_PDECAP16
 - C12T28SOI_LLL_PDECAP32
 - C12T28SOI_LLL_PDECAP64
- 10 cells have been updated to fix SRD violations related to HYBRID.
 - C12T28SOI_LL_ANTPROT3
 - C12T28SOI_LL_ANTPROT4
 - C12T28SOI_LL_ANTPROTFILLERSNPW6
 - C12T28SOI_LL_ANTPROTFILLERSNPW7
 - C12T28SOI_LL_ANTPROTFILLERSNPW8
 - C12T28SOI_LL_ANTPROTGVFILLERSNPW6
 - C12T28SOI_LL_ANTPROTGVFILLERSNPW7
 - C12T28SOI_LL_ANTPROTGVFILLERSNPW8
 - C12T28SOI_LL_FILLERNPW4
 - C12T28SOI_LL_FILLERSNPW4
- Decap Cells mentioned below have been updated to avoid DRC violation associated with PC endcap width notches at design level when PCEND cells are placed at top and bottom of DECAP cells.
 - C12T28SOI_LLL_DECAPXT4
 - C12T28SOI_LLL_DECAPXT8
 - C12T28SOI_LLL_PDECAP16
 - C12T28SOI_LLL_PDECAP32
 - C12T28SOI_LLL_PDECAP64
- Cells has been characterized with new Spice Cards. Therefore there is update in Timing & Power Information in libs.
- The product has been aligned to DP28FDSOI 2.5 in terms of Characterization Specifications and CAD views support. Refer to Design Package Documents for more details.
- For Global Updates and Features related to Standard Cell Library, Refer to StandardCell_Notes.pdf Present in Design Package.

2.5 Version 4.0

- DECAP cell offer has been re-defined.
 - Total 5 cells have been added having large gate length (>30 nm) with GO1 transistors
 - Cells having both NMOS and PMOS : C12T28SOI_LLL_DECAPXT*
 - Cells having only PMOS : C12T28SOI_LLL_PDECAP*
 - Total 8 cells have been removed .
 - C12T28SOI_LL_DECAPXT*
 - C12T28SOI_LLF_DECAPXT16/32/64
- TIE High/Low cells have been added :
 - C12T28SOI_LL_TOHX8
 - C12T28SOI_LL_TOLX8
- The product has been aligned to DP28FDSOI 2.4 in terms of Characterization Specifications and CAD views support. Refer to Design Package Documents for more details.
- For Specific Updates and Features related to Standard Cell Library, Refer to StandardCell_Notes.pdf Present in Design Package.

2.6 Version 3.0

- The product has been aligned to DP28FDSOI 2.3 in terms of Characterization Specifications and CAD views support. Refer to Design Package Documents for more details.
- For Specific Updates and Features related to Standard Cell Library, Refer to StandardCell_Notes.pdf Present in Design Package.

2.7 Version 2.1

- Total 26 cells has been re-designed to have better manufacturability. Cell Area is not changed for these cells but there are few cells for which abstract is changed. Updated Cells are -
 - Cells with Change in Abstract (7 cells)

C12T28SOI_LL_ANTPROTGVFILLERSNPW6
C12T28SOI_LL_ANTPROTGVFILLERSNPW7
C12T28SOI_LL_ANTPROTGVFILLERSNPW8
C12T28SOI_LL_ANTPROT3 (Abstract Change has no Impact on PnR)
C12T28SOI_LL_ANTPROTFILLERSNPW6 (Abstract Change has no Impact on PnR)
C12T28SOI_LL_ANTPROTFILLERSNPW7 (Abstract Change has no Impact on PnR)
C12T28SOI_LL_ANTPROTFILLERSNPW8 (Abstract Change has no Impact on PnR)

- Cells without any change in Abstract (19 cells).

C12T28SOI_LL_ANTPROT4	C12T28SOI_LL_ANTPROTGVFILLERNPW8
C12T28SOI_LLEGLV_DECAPXT12	C12T28SOI_LLEGLV_DECAPXT16
C12T28SOI_LLEGLV_DECAPXT32	C12T28SOI_LLEGLV_DECAPXT64
C12T28SOI_LL_FILLERFLPCHKAE16	C12T28SOI_LL_FILLERFLPCHKAE2
C12T28SOI_LL_FILLERFLPCHKAE32	C12T28SOI_LL_FILLERFLPCHKAE4
C12T28SOI_LL_FILLERFLPCHKAE64	C12T28SOI_LL_FILLERFLPCHKAE8
C12T28SOI_LL_FILLERNPW4	C12T28SOI_LL_FILLERPFOP16
C12T28SOI_LL_FILLERPFOP32	C12T28SOI_LL_FILLERPFOP4
C12T28SOI_LL_FILLERPFOP64	C12T28SOI_LL_FILLERPFOP8
C12T28SOI_LL_FILLERSNPW4	

- There is minimal impact on cell Performance for these Updated Cells. Therefore Library has not be re-characterized for these updated cells. Timing/Power Data is same as of Previous Release.
- The Product is aligned to DP28FDSOI_7ML 1.0.

2.8 Version 2.0

- The Product is aligned to DP28FDSOI_7ML 1.0. Refer to Design Package Documents for more details.
- For Standard Cell Library Specific Features, Refer to StandardCell_Notes.pdf Present in Design Package.

3 Known Problems and Solutions

3.1 DP related Generic Problems

- For Generic Standard cell Library related problem for this DP, please refer to KPS section inside StandardCell_Notes.pdf Present in Design Package.

3.2 Dont_use and dont_touch cells

➡ Specific attributes dont_use and dont_touch in Synopsys Technology File

☞ The “dont_touch” and “dont_use” attributes are defined in the Synopsys Technology Files for few cells. Reason can be -

- a) Cell has some specific custom feature. Therefore We want to ensure that Either these cells are not automatically picked during Synthesis unless the designer wishes to specically use them in the design or those are not replaced during Design Optimization.
 - b) Cell's functionality is not properly understood by tools.
- Cells with such attributes are as following:
 - C12T28SOI_LL_ANTPROT3
 - C12T28SOI_LL_ANTPROT4

3.3 Mismatch between CDL and SPI for GO2

➡ Mismatch between cdl and spi netlist due to the name of Go2 transistor

☞ C28SOI_SC_12_PR_LL.cdl has egvlvt and C28SOI_SC_12_PR_LL.spi has eglvtv. This is not an issue. The both name are related to the same transistor.

3.4 C12T28SOI_LL_ANTPROT3 is not Standalone DRC clean.

- C12T28SOI_LL_ANTPROT3 is not standalone DRC clean, had to keep other cell on surroundings. To overcome this issue, there is another ANTPROT cell “C12T28SOI_LL_ANTPROT4” which is standalone DRC clean for fully isolated Designs

3.5 FILLERFLPCHKAE* cells have intentional DRC error.

- FILLERFLPCHKAE* cells have intentional DRC error : DRC : GR11 -> PFET gate minimum width >= 0.08 micron
 - This is to ensure detection & Removal of these cells during final floor plan.
 - Due to this these cells also have following SRD error:
 - RULECHECK SRD_RX_11R ==> PFET gate minimum width > = 0.100

4 Contact Information

For more information about this product/IP/Library or any problems or suggestions, please contact **HELPDESK** (<http://col2.cro.st.com/helpdesk>).

Non-ST users, please contact the respective Customer Support.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2017 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com