

Merging GDS



CMOS and derivative PDK





3 Solutions to merge GDS

	license	Gzip support	Multi CPU	Check multiple cell	Memory usage	Disk usage	# GDS to merge
fgdsout	free	yes	no	no	<1Gb	2x input GDSs size	2
Calibredrv interactive	Caldesignrev	yes	no	yes	2x input GDS size	2x input GDSs size	2
Calibredrv file merge	caldesignrev	yes	no	yes	<1Gb	2x input GDSs size	No limit





fgdsOut command

```
Usage: fgdsOut [-gdsdir <path>] -scale <float> -l1gds <file> -l1topcell <string> -l2gds <file> -l2topcell <string> -outgds <path> -outtopcell <string> [-help|-h|-u|-U] [-gui] [-version] where:
```

Gds directory. Default is '.'. -gdsdir Scale. Default is '1000.0'. -scale -I1gds Gds Path of Input file I1. Top Cell Name for I1 File. -I1topcell -l2gds Gds Path of Input file I2. Top Cell Name for I2 File. -I2topcell -outgds Gds Path of Output file. Top Cell Name for Output File. -outtopcell Display the script usage. -help|-h|-u|-U Graphical user interface. -gui Display the script version. -version





Example: command line

- >> fgdsOut -gdsdir "." scale 1000.0
- -l1gds chip_withoutTiles.gds.gz -l1topcell_withoutTiles
- -I2gds chip_with_Tiles_BE.gds.gz -I2topcell_Tiles
- -outgds Final.gds -outtopcell TOP





Example: merge time

Input files

- Chip no tiles: 6.8GB (40.4GB unzipped)
- Tiles BE: 2.5GB (13.8GB unzipped)
- IDAS 30Mb/s

Min required disk space: 2x(40.4 + 13.8) ~110GB

Merge time

- Unzip time: 39mn
- Merging time: 30mn
- Total time: 70mn





Calibredry Layout filemerge

Uses less than 1GB RAM in all cases...

But needs disk space

Input files are unzipped in a temporary directory

- Use -tmp option to specify it
- or use MGC_CWB_TMP_DIR environment variable

Make sure temp dir space > total unzipped files size :

To know unzipped GDS size (bytes):

> "gunzip -c file_name.gds.gz | wc -c"

Temp files are automatically removed after merge





Example: command line

2 ways to invoke layout file merge:

```
>>calibredry -a layout filemerge
-in chip_withoutTiles.gds.gz
-in chip_with_Tiles_BE.gds.gz
-in chip_with_Tiles_FE.gds
-out chip_withTiles.gds.gz
-createtop TOP
-force_rename
-tmp ./TMP
```

```
>> calibredrv
// Calibre DESIGNrev
v2012.3_31.26...
// ...
// DESIGNrev authorized.
% layout filemerge
-in chip_withoutTiles.gds.gz
-in chip_with_Tiles_BE.gds.gz
...
```





layout filemerge features

- Handles GDSII, OASIS, .gz files
- Special modes to address common issues
 - Create top cell
 - Detect different cells with same name and apply selected mode
 - Include / exclude specific layers

. . .

Full information in Calibre® DESIGNrev Reference Manual, Ch. 6 Batch Commands for Layout Manipulation, Layout Object, layout filemerge (calbr_drv_ref.pdf).





Example: merge time

Input files

- Chip no tiles: 6.8GB (40.4GB unzipped)
- Tiles BE: 2.5GB (13.8GB unzipped)
- Tiles FE: 27MB (not zipped)
- IDAS 30Mb/s

Min required disk space: 2x(40.4 + 13.8) ~110GB

Merge time

- Unzip time: 39mn
- Merging time: 52mn
- Total time: 91mn






Calibredry interactive

Open both GDS to merge in calibredry

- -> File -> Merge
- -> File -> save as...



CCDS/Process Design Kit





Example: merge time

Input files

- Chip no tiles: 6.8GB (40.4GB unzipped)
- Tiles BE: 2.5GB (13.8GB unzipped)
- Tiles FE: 27MB (not zipped)
- IDAS 85Mb/s

Min required disk space: 2x(40.4 + 13.8) ~110GB

Merge time

- Unzip time: 18mn
- Merging time: 30mn
- Total time: 48mn





Important factor for performance

Instantaneous Disk Access Speed (IDAS)

Approximate loading time:

GDS size in MB IDAS $60 \simeq \min$ loading time in minutes

E.g.: GDS size = 40 GB

IDAS = 80 MB/s

minimum loading time:


40,000MB 80 MB/s $60 \simeq 8 \text{ mn}$



Company Confidential



Presentation Title 22/01/2013



Thank You



