

# HDL\_EMUL

## **Emulation Model - CMOS IOs**

## **Application Notes**

**July 2010** 

**Version 1.1** 



### **Highlights**

- Emulation model for MAT10 packages of IOs
- Defines all internal components of ST

UNICAD<sup>TM</sup> is a trademark of STMicroelectronics.

The following names are trademarks, registered trademarks, and service marks of other companies that appear in Unicad publications:

Adobe, the Adobe logo, FrameMaker, the Frame Maker logo, Acrobat, the Acrobat logo, Exchange, and PostScript are registered trademarks of Adobe Systems Incorporated.

ADS, AHB, AMBA, PrimeXsys, STD are trademarks of ARM, ltd.

Alanza, Allegro, Ambit, Analog Artist, Assura, BuildGates, Cadence, Cadence Logo, CoBALT, Composer, Concept, Connection, Diva, Dracula, Envisia, Formal Check, Gate Ensemble, GDSII, HDL\_ICE, MegaSim, Mercury, NC Verilog, Orcad, Orcad Capture, Orcad Layout, Palladium, Pearl, PowerSuite, PSpice, Q/Bridge, QPlace, Quest, Quickturn, Radium, Transaction Explorer, Test Builder, Verification Cockpit Vampire, Verilog, Verilog XL, Verifault, Verifault XL, NC-Verilog, Cell3 Ensemble, Silicon Ensemble, Virtuoso, Spectre, and Leapfrog are trademarks and registered trademarks of Cadence Design Systems, Inc. MemMaker, PureView, PureData are trademarks of Denali, Software Inc.

ApolloII, ApolloGAII, Apollo-DPII, Aurora, ASIC Synthesizer, AvanTestchip, AvanWaves, ChipPlanner, Columbia, Columbia-CE, Cyclelink, Davinci, DFM Workbench, Driveline, Dynamic Model Switcher, Electrically Aware, Enterprise, Evaccess, Hercules, Hercules-Explorer, HotPlace, HSPICE, HSPICE-LINK, Jupiter, LTL, Libra-Passport, Lynx, Lynx-LB, Lynx-VHDL, Mars, Mars-Rail, Mars-Xtalk, MASTER Toolbox, Medici, Michelangelo, Milkyway, Optimum Silicon, Passport, Pathfinder, Planet, Planet-PL, Planet-RTL, Polaris, Polaris-CBS, Polaris-MT, Progen, Prospector, Raphael, Raphael-NES, Saturn, Sirius, Silicon Blueprint, Smart Extraction, Solar, Solar II, Star, Star-Sim, Star-Hspice, Star-HspiceLink, Star-DC, Star-RC, Star-RCXT, Star-Power, Star-Time, Star-MTB, Star-XP, Taurus, Taurus-Device, Taurus-Layout, Taurus-Lithography, Taurus-OPC, Taurus-Process, Taurus-Topography, Taurus-Visual, Taurus- Workbench, TimeSlice, and TSUPREM-4 are trademarks of Avant! Corporation. Avant!, Avant! logo, AvanLabs, and avanticorp are trademarks and servicemarks of Avant! Corporation.

ASAP, Aspire, C-FAS, CMPI, Eldo-FAS, EldoHDL, Eldo-Opt, Eldo-UDM, EldoVHDL, EldoXL, Elga, Elib, Elib-Plus, ESim, Fidel, Fideldo, GENIE, GENLIB, HDLA, MDT, MGS-MEMT, MixVHDL, Model Generator Series (MGS), Opsim, SimLink, SimPilot, SpecEditor, Success, SystemEldo, VHDeLDO and Xelga are registered trademarks of ANACAD

Eldo, Calibre, ModelSim, FastScan, DFTAdvisor, Seamless, CVE, XRAY are registered trademarks of Mentor Graphics Corporation.

Debussy is a trademark of Novas Software, Inc. DesignSync,

DesignSync DFII, ProjectSync, IPGear are registered trademarks of Synchronicity Software, Inc.

FLEXIm is a trademark of Globetrotter Software, Inc. HSPICE is a registered trademark of Meta-Software, Inc.

IKOS and Voyager are registered trademarks of IKOS Systems, Inc.

Java and all Java-based trademarks and logos are trademarks or registered trademarks of Sun Microsystems. Inc.

NeoCell, NeoCircuit are registered trademarks of Neolinear, Inc.

Netscape is a trademark of Netscape Communications Corporation.

SPARC is a registered trademark, and SPARC station is a trademark, of SPARC International, Inc. Sun Microsystems, Sun Workstation, and NeWS are registered trademarks of Sun Microsystems, Inc. Sun, Sun-2, Sun-3, Sun-4, OpenWindows, SunOS, SunView, NFS, and NSE are trademarks of Sun Microsystems, Inc.

Synopsys, Design Compiler, Physical Compiler, DFT Compiler, Test Compiler, Power Compiler, Module Compiler, Library Compiler, PrimeTime, Formality, Arcadia, Liberty, TetraMAX, LEDA, PathMill, PowerMill, TimeMill, Chip Architect and VSS are trademarks or registered trademarks of Synopsys, Inc.

UNIX, Solaris and OPEN LOOK are registered trademarks of UNIX System Laboratories, Inc. Verisity is a trademark of Verisity Ltd. or its subsidiaries (Verisity), registered in the United States and other jurisdictions. The Verisity logo, Specman, Specview, Specman Elite, Verification Advisor, eVC, Pure IP, InvisibleSpecman, SureLint, Lintrpt, SureCov, and SureSight are trademarks of Verisity.

Versatec is a trademark of Xerox Engineering Systems, Inc.

Fire & Ice is a registered trademark, and Clock-Storm, ElectronStorm, VoltageStorm, SubstrateStorm, IceCaps, Rain, SI Report, QIC Engine, 3D Adaptive Analytical Extraction, Accura, PGS Exploration, PerturbingPath, NetConnect, and SoC Design Foundry are trademarks of Simplex Solutions, Inc TransEDA, VeriSure, VHDLCover, HDLCover, CoverPlus, StateSure, Verification Navigator, State Navigator, TransEDA Verification Navigator and TransEDA State Navigator are trademarks of TransEDA Limited.

Other brand or product names that appear in Unicad publications are trademarks or registered trademarks of their respective holders.

## **Revision History**

Date	<b>Document Version</b>	Comments
4-October-2007	1.0	First release
21-July-2010	1.1	ST_KEEPER_EN functionality added



Application Notes Revision 1.1

This page is intentionally left blank.



## **Table of Contents**

General Description	1
2 Functional Specification - ST Pull Primitives 1	1
2.1 ST_PULLUP 1	1
2.1.1 Functional Description1	1
2.1.2 Module Declaration	1
2.1.3 Primitive Description	1
2.2 ST_PULLDOWN	2
2.2.1 Functional Description	2
2.2.2 Module Declaration	2
2.2.3 Primitive Description	2
2.3 ST_PULLUP_EN	2
2.3.1 Functional Description	2
2.3.2 Module Declaration	2
2.3.3 Primitive Description	
2.4 ST_PULLDOWN_EN	3
2.4.1 Functional Description3	3
2.4.2 Module Declaration	
2.4.3 Primitive Description	
2.5 ST_PULLUP_EN_AH	
2.5.1 Functional Description3	3
2.5.2 Module Declaration	
2.5.3 Primitive Description	3
2.6 ST_PULLDOWN_EN_AH	
2.6.1 Functional Description	
2.6.2 Module Declaration	
2.6.3 Primitive Description	4
2.7 ST_KEEPER_EN	
2.7.1 Functional Description	4
2.7.2 Module Declaration	
2.7.3 Primitive Description	4
Special Cases	5
3.1 Analog Cells	
4 Contact Information	5



Application Notes Revision 1.1

This page is intentionally left blank.



### 1. General Description

This document details the definitions of all internal components of ST that are used in emulation models provided in MAT10 packages in IO libraries. This enables the user to map these pull up/pull down devices with components from a particular technology library.

## 2. Functional Specification - ST Pull Primitives

The following table lists the primitives defined in the HDL\_EMUL views provided in the IO library packages.

Table 1: ST Pull Primitive List

ST Pull Primitive Name	Description
ST_PULLUP	Pull up component with NO control pin
ST_PULLDOWN	Pull down component with NO control pin
ST_PULLUP_EN	Pull up component with ACTIVE LOW enable
ST_PULLDOWN_EN	Pull down component with ACTIVE LOW enable
ST_PULLUP_EN_AH	Pull up component with ACTIVE HIGH enable
ST_PULLDOWN_EN_AH	Pull down component with ACTIVE HIGH enable

#### 2.1 ST\_PULLUP

#### 2.1.1 Functional Description

This primitive is used to model a pull up circuit.

#### 2.1.2 Module Declaration

- ST PULLUP (pin name)
- ST\_PULLUP (IO)

where,

IO = output pin (for this primitive).

#### 2.1.3 Primitive Description

**Table 2: Primitive Description** 

IO	
pull1	



#### 2.2 ST\_PULLDOWN

#### 2.2.1 Functional Description

This primitive is used to model a pull down circuit.

#### 2.2.2 Module Declaration

- ST PULLDOWN (pin name)
- ST\_PULLDOWN (IO)

where,

IO = output pin (for this primitive).

#### 2.2.3 Primitive Description

**Table 3: Primitive Description** 

IO	
pull0	

#### 2.3 ST\_PULLUP\_EN

#### 2.3.1 Functional Description

This primitive is used to model a pull up circuit with active low enable (PMOS).

#### 2.3.2 Module Declaration

- ST PULLUP EN (pin name)
- ST\_PULLUP\_EN (IO, EN)

where,

IO = output pin (for this primitive).

EN = input pin (enable pin).

#### 2.3.3 Primitive Description

Table 4: Primitive Description

EN	IO
1	Z
0	pull1



#### 2.4 ST\_PULLDOWN\_EN

#### 2.4.1 Functional Description

This primitive is used to model a pull down circuit with active low enable (PMOS).

#### 2.4.2 Module Declaration

- ST\_PULLDOWN\_EN (pin name)
- ST\_PULLDOWN\_EN (IO, EN)

where,

IO = output pin (for this primitive).

EN = input pin (enable pin).

#### 2.4.3 Primitive Description

**Table 5: Primitive Description** 

EN	Ю
1	Z
0	pull0

#### 2.5 ST\_PULLUP\_EN\_AH

#### 2.5.1 Functional Description

This primitive is used to model a pull up circuit with active high enable (NMOS).

#### 2.5.2 Module Declaration

- ST\_PULLUP\_EN\_AH (pin name)
- ST PULLUP EN AH (IO, EN)

where,

IO = output pin (for this primitive).

EN = input pin (enable pin).

#### 2.5.3 Primitive Description

**Table 6: Primitive Description** 

EN	IO
0	Z
1	pull1



#### 2.6 ST\_PULLDOWN\_EN\_AH

#### 2.6.1 Functional Description

This primitive is used to model a pull down circuit with active high enable (NMOS).

#### 2.6.2 Module Declaration

- ST\_PULLDOWN\_EN\_AH (pin name)
- ST\_PULLDOWN\_EN\_AH (IO, EN)

where,

IO = output pin (for this primitive).

EN = input pin (enable pin).

#### 2.6.3 Primitive Description

**Table 7: Primitive Description** 

EN	Ю
0	Z
1	pull0

#### 2.7 ST\_KEEPER\_EN

#### 2.7.1 Functional Description

This primitive is used to model a bus keeper circuit with active low enable.

It keeps the previous value of IO port with week strength when EN is low and it is transparent (IO will have current vaue) when EN is high.

#### 2.7.2 Module Declaration

- ST\_KEEPER\_EN (pin name)
- ST\_KEEPER\_EN (IO, EN)

where,

IO = output pin (for this primitive).

EN = input pin (enable pin).

### 2.7.3 Primitive Description

**Table 8: Primitive Description** 

EN	IO
0	IO keeps the previous value with week strength.
1	IO is transparent



### 3. Special Cases

#### 3.1 Analog Cells

In cells, such as HV\* and ANA\* with two or more INOUT ports, the HDL\_EMUL model is unidirectional. This model should not be used for functional verification. The emulation flow uses the synthesized model. The HDL\_EMUL model present in package can be synthesized. The synthesized netlist from this model is functionally correct and complete (bidirectional behavior).

#### 4. Contact Information

For more information about this document, please write to **HELPDESK**.

