

# FDSOI – C028FDSOI Spice Models

ESD UltraLowCap protections documentation

Model Maturity:

Preliminary


Design Kit Release:

DK1.2\_RF\_mmW

Document Revision:

1.1





#### This Document May be Obsolete

The reader is responsible to verify that this document is the most current version.

#### **Document Distribution, Availability, and Ownership**

Distribution of this CO28FDSOI Spice Models - ESD protection Diodes is restricted. This document is ST Confidential. This CO28FDSOI Spice Models - ESD protection Diodes may not be copied or transferred to anyone without permission from the ST Company.



# **USER'S MANUAL PURPOSE**

The document provides information concerning the C028FDSOI Spice Models - ESD protection UltraLowCap from device description to physics.

# **DOCUMENT REVISION HISTORY**

Date	Revision	on Revision information			
June, 2018	1.0	First release			
September, 2018	1.1	Update of DC and AC			

### **AUTHORS**

Revision	Author				
1.0	DELMAS Antoine				
1.1	DELMAS Antoine				



# **TABLE OF CONTENTS**

User	's Manual purpose	1
Docu	ument Revision History	1
Auth	nors	1
Table	e of Contents	2
List o	of Tables	3
List o	of Figures	3
Gene	eral Information	4
1.	Scope	4
2.	Additional References	4
3.	Simulation Approach	4
4.	Statistics	4
5.	SOA	5
6.	Notes on Circuit simulators	5
Mod	lels overview	6
1.	Model status	6
2.	Instance parameters	6
3.	Device Description	7
4.	Simulations	8



# **LIST OF TABLES**

Table 1 : Pre-defined corners	5
Table 2 : Status6	6
Table 3 : Instance parameters	7

# **LIST OF FIGURES**

Figure 1: Cross section of Ultra_Low cap devices	7
Figure 2 : DC characteristic of RVT ultra low cap devices	8
Figure 3 : AC characteristic of RVT ultra low cap devices	8
Figure 4 : DC characteristic of EG ultra low cap devices	9
Figure 5 : AC characteristic of EG ultra low cap devices	9



# **GENERAL INFORMATION**

#### 1. SCOPE

This documentation contains the following types of information:

- Model features and limitations
- Conditions used for device characterization or model extraction
- Model-to-Hardware correlation plots

The version of the models referred in this documentation is C028FDSOI Spice Models – esd\_ulc\_rvt and esd\_ulc\_eg protection devices V 0.1 unless otherwise specified.

#### 2. ADDITIONAL REFERENCES

Other modelling information can also be found in the following sources:

- Model syntax, input parameter options and basic topology diagrams are included
- Device performance specifications
- Circuit simulator manuals. For ELDO, HSPICE or SPECTRE users, please see the associated user manuals.

#### 3. SIMULATION APPROACH

Ultra low cap models are built using mainly standard diodes, bipolar transistors and ESD MOSFET.

#### 4. STATISTICS

The model has dedicated statistics (pre-defined corners) in order to take into account process variations of devices features.



Pre-defined Corners							
Name	Description						
TT	Typical performances						
ESDBC	Best performances						
ESDWC Worst performances							

**Table 1: Pre-defined corners** 

#### 5. SOA

SOA (Safe Operating Area) are included with the models. SOA libraries are used to alert the user if the device is used out of its operating area. SOAs are activated by default but be deactivated by changing the soa value to 0.

#### 6. NOTES ON CIRCUIT SIMULATORS

The default numerical error controls may be different between simulators, which could affect accuracy of some circuit not others. User may try to tighten error controls if simulation results difference is noticeable.



# **Models overview**

#### 1. MODEL STATUS

The UltraLowCap ESD protection device model described in this document is *preliminary*.

This section gives a summary about the model with its instance parameters and associated features.

				Model features								
×	Model name	Maturity	ıse	Process variations			Mismatch			Post- Layout		
in DK				ers	ners ils	SIS	ers	ners		LPE		
Cellname			Release	Pre-defined corners	User-defined corners	Statistical models	Pre-defined corners	User-defined corners	Monte carlo	Resistance	Capacitance	SOA
esd_ulc_rvt	esd_ulc_rvt	Preliminary	0.1	1								✓
esd_ulc_eg	esd_ulc_eg	Preliminary	0.1	<b>✓</b>								✓

Table 2 : Model Status

#### 2. INSTANCE PARAMETERS

Instance parameters						
Name	Description		Unit			
		min	default	max		



ncell	Number of cells (merged NWell/T3)	1	1	4	NA
mult	Multiplication factor	1	1	no	NA
soa	Soa flag	0	1	1	NA

**Table 3: Instance parameters** 

#### 3. DEVICE DESCRIPTION

#### 3.1. DEVICE DESCRIPTION

Ultra low cap are bidirectional ESD devices used for point to point protection (PPP). They are triacs (two interlocked SCRs), with two separated PWell, isolation NWell being used as a gate. Triggering circuit is made up of two ESD MOS, connected in BiMOS configuration, i.e. with gate connected to PWell, and drain connected to NWell gate. When an ESD applied to the device, ESD MOS trigger and inject current into the gate (NWell), thus triggering the triac.




Figure 1 : Cross section of Ultra\_Low cap devices

**MULT:** mult is a simple multiplication factor, which multiplies all dimensions equally. **NCELL:** ncell allows the instantiation of up to 4 cells in parallel, with merged NWell/T3.

#### 3.2. MODELS DESCRIPTION

Present model covers DC and AC application. A simple model featuring standard diodes, PNP bipolar transistors, ESD MOSFETs and resistors is presented on Fig. 1.

Two flavours are covered: RVT and EG, with corresponding MOS.

The Ultra low cap ESD Protection models include:

- Standard junction diodes, bipolar and MOSFET equations for IV and CV characteristics.
- Temperature influence (ambient).
- Corners
- Substrate current.



#### 4. SIMULATIONS

In this section, some DC and AC simulations are shown. AC characteristics were obtained by S-parameter measurements on a network analyser. An artefact is observed from 65 GHz to 80 GHz, which should not be taken into account.

#### 4.1. ESD\_ULC\_RVT




Figure 2: DC characteristic of RVT ultra low cap devices




Figure 3 : AC characteristic of RVT ultra low cap devices



## 4.2. ESD\_ULC\_EG




Figure 4 : DC characteristic of EG ultra low cap devices




Figure 5 : AC characteristic of EG ultra low cap devices

