# **Architecture Specification**

Wolfgang Haid, Kai Huang and Iuliana Bacivarov Revision 1117, September 18, 2008

This document contains three parts:

- the complete definition of one single SHAPES tile paths;
- the implemented sub-set of paths for the single-tile architecture;
- the extensions for the multi-tile SHAPES platform.

## 1 Complete Definition of One SHAPES Tile




Figure 1: One Tile Complete Architecture.

```
<memory name="rdm" type="RAM'>
07
    </memory>
08
09
    <hw_channel name="armbus" type="BUS">
10
    </hw_channel>
11
12
    <!-- magic subsystem --->
13
    cprocessor name="magic" type="DSP">
14
      <configuration name="memory" value="ddm"/>
15
    16
17
    <memory name="ddm" type="RAM'>
18
19
    </memory>
20
21
    <hw_channel name="magicbus" type="BUS">
    </hw_channel>
22
23
    <hw_channel name="dma" type="DMA">
24
    </hw_channel>
25
26
27
    <!-- distributed external memory -->
28
    <memory name="dxm" type="DXM">
    </memory>
29
30
    <!-- ssc subsystem -->
31
    cprocessor name="ssc" type="POT">
32
      <configuration name="memory" value="sscreg"/>
33
    34
35
    <memory name="sscreg" type="RAM">
36
    </memory>
37
38
    <!-- abb multi-layered bus -->
39
    <hw_channel name="ahb0" type="BUS">
40
    </hw_channel>
41
42
    <hw_channel name="ahb1" type="BUS">
43
44
    </hw_channel>
45
    <hw_channel name="ahb2" type="BUS">
46
    </hw_channel>
47
48
49
50
    <!-- arm paths -->
    <writepath name="rdmdxm">
51
      cessor name="arm"/>
52
      <txbuf name="rdm"/>
53
      <hw_channel name="armbus"/>
<hw_channel name="ahb1"/>
54
55
      <chbuf name="dxm"/>
56
57
    </writepath>
58
    <readpath name="dxmrdm">
59
60
      cessor name="arm"/>
      <chbuf name="dxm"/>
61
      <hw_channel name="ahb1"/>
62
      <hw_channel name="armbus"/>
63
      <rxbuf name="rdm"/>
64
    </readpath>
65
66
    <writepath name="rdmrdmoverarm">
67
      cessor name="arm"/>
68
69
      <txbuf name="rdm"/>
      <hw_channel name="armbus"/>
70
      <chbuf name="rdm"/>
71
72
    </writepath>
73
    <readpath name="rdmrdmoverarm">
74
      cessor name="arm"/>
75
      <chbuf name="rdm"/>
76
      <hw_channel name="armbus"/>
77
      <rxbuf name="rdm"/>
78
79
    </readpath>
80
```

```
<writepath name="armrdmddm">
       cessor name="arm"/>
82
       <txbuf name="rdm"/>
83
       <hw_channel name="ahb0"/>
84
       <hw_channel name="dma"/>
85
       <chbuf name="ddm"/>
86
     </writepath>
87
88
     <readpath name="armddmrdm">
89
       cessor name="arm"/>
90
       <chbuf name="ddm"/>
91
       <hw_channel name="dma"/>
92
       <hw_channel name="ahb0"/>
93
       <rxbuf name="rdm"/>
94
95
     </readpath>
96
97
     <writepath name="dxmdxm">
       cessor name="arm"/>
98
       <txbuf name="dxm"/>
99
       <hw_channel name="ahb1"/>
100
       <chbuf name="dxm"/>
101
102
     </writepath>
103
     <readpath name="dxmdxm">
104
105
       cessor name="arm"/>
       <chbuf name="dxm"/>
106
       <hw_channel name="ahb1"/>
107
       <rxbuf name="dxm"/>
108
109
     </readpath>
110
     <writepath name="rdmrdmoverahb">
111
112
       cessor name="arm"/>
       <txbuf name="rdm"/>
113
114
       <hw_channel name="ahb0"/>
       <chbuf name="rdm"/>
115
116
     </writepath>
117
     <readpath name="rdmrdmoverahb">
118
       cessor name="arm"/>
119
       <chbuf name="rdm"/>
120
       <hw_channel name="ahb0"/>
121
       <rxbuf name="rdm"/>
122
     </readpath>
123
124
     <writepath name="dxmddm">
125
       cessor name="arm"/>
126
127
       <txbuf name="dxm"/>
       <hw_channel name="ahb1"/>
<hw_channel name="dma"/>
128
129
       <chbuf name="ddm"/>
130
131
     </writepath>
132
     <readpath name="ddmdxm">
133
134
       cprocessor name="arm"/>
       <chbuf name="ddm"/>
135
       <hw_channel name="dma"/>
136
       <hw_channel name="ahb1"/>
137
       <rxbuf name="dxm"/>
138
     </readpath>
139
140
     <!-- magic paths -->
141
     <writepath name="ddmdxm">
142
       cessor name="magic"/>
143
       <txbuf name="ddm"/>
144
       <hw_channel name="dma"/>
145
       <hw_channel name="ahb1"/>
146
       <chbuf name="dxm"/>
147
     </writepath>
148
149
     <readpath name="dxmddm">
150
       cprocessor name="magic"/>
151
       <chbuf name="dxm"/>
152
153
       <hw_channel name="ahb1"/>
       <hw_channel name="dma"/>
154
```

```
<rxbuf name="ddm"/>
155
     </readpath>
156
157
     <writepath name="ddmddm">
158
       cessor name="magic"/>
159
       <txbuf name="ddm"/>
160
       <hw_channel name="magicbus"/>
161
162
       <chbuf name="ddm"/>
163
     </writepath>
164
165
     <readpath name="ddmddm">
       cessor name="magic"/>
166
       <chbuf name="ddm"/>
167
       <hw_channel name="magicbus"/>
<rxbuf name="ddm"/>
168
169
     </readpath>
170
171
     <writepath name="magicddmrdm">
172
       cessor name="magic"/>
173
        <txbuf name="ddm"/>
174
       <hw_channel name="dma"/>
175
176
       <hw_channel name="ahb0"/>
        <chbuf name="rdm"/>
177
     </writepath>
178
179
     <readpath name="magicrdmddm">
180
       cessor name="magic"/>
181
       <chbuf name="rdm"/>
182
183
       <hw_channel name="ahb0"/>
       <hw_channel name="dma"/>
184
       <rxbuf name="ddm"/>
185
186
     </readpath>
187
188
     <!-- ssc paths -->
     <writepath name="sscregdxm">
189
190
       cessor name="ssc"/>
       <txbuf name="sscreg"/>
191
192
       <hw_channel name="ahb1"/>
        <chbuf name="dxm"/>
193
194
     </writepath>
195
     <readpath name="dxmsscreg">
196
       cessor name="ssc"/>
197
198
       <chbuf name="dxm"/>
       <hw_channel name="ahb1"/>
199
        <rxbuf name="sscreg"/>
200
201
     </readpath>
202
203
     <writepath name="sscregrdm">
       cessor name="ssc"/>
204
205
       <txbuf name="sscreg"/>
       <hw_channel name="ahb0"/>
206
207
       <chbuf name="rdm"/>
208
     </writepath>
209
     <readpath name="rdmsscreg">
^{210}
       cessor name="ssc"/>
211
       <chbuf name="rdm"/>
212
       <hw_channel name="ahb0"/>
213
       <rxbuf name="sscreg"/>
214
215
     </readpath>
216
     <writepath name="sscregddm">
217
       cessor name="ssc"/>
218
       <txbuf name="sscreg"/>
219
       <hw_channel name="ahb2"/>
220
       <chbuf name="ddm"/>
221
     </writepath>
222
223
     <readpath name="ddmsscreg">
224
       cessor name="ssc"/>
225
226
       <chbuf name="ddm"/>
       <hw_channel name="ahb2"/>
227
       < rxbuf name="sscreg"/>
228
```

```
229 </readpath>
230 </architecture>
```

Listing 1: XML description of the VSP.

#### 2 Implemented SHAPES Single-Tile Architecture

The implemented SHAPES tile is a sub-set of the architecture illustrated in the previous section, actually implementing just three on-tile communication paths:

- two possibilities for the ARM communication, i.e. one path via the internal memory (RDM) and one via external memory (DXM);
- one path for the DSP communication, i.e. via external memory (DXM).

```
<!-- on-tile communication paths -->
01
02
03
    <!-- arm paths via dxm-->
    <writepath name="rdmtodxm">
04
      cessor name="arm"/>
05
      <txbuf name="rdm"/>
06
07
      <hw_channel name="armbus"/>
      <hw_channel name="ahb1"/>
08
      <chbuf name="dxm"/>
09
    </writepath>
10
11
    <readpath name="dxmfromrdm">
12
      cessor name="arm"/>
13
      <chbuf name="dxm"/>
14
      <hw_channel name="ahb1"/>
15
      <hw_channel name="armbus"/>
16
      <rxbuf name="rdm"/>
17
18
    </readpath>
19
20
    <!-- arm paths via rdm-->
    <writepath name="rdmtordm">
21
22
      cprocessor name="arm"/>
      <txbuf name="rdm"/>
23
24
      <hw_channel name="armbus"/>
      <chbuf name="rdm"/>
25
    </writepath>
26
27
    <readpath name="rdmfromrdm">
28
29
      cessor name="arm"/>
      <chbuf name="rdm"/>
30
31
      <hw_channel name="armbus"/>
      <rxbuf name="rdm"/>
32
    </readpath>
33
34
35
    <!-- magic paths via dxm-->
36
    <writepath name="ddmtodxm">
37
      cprocessor name="magic"/>
      < txbuf name = "ddm"/>
38
39
      <hw_channel name="dma"/>
      <hw_channel name="ahb1"/>
40
41
      <chbuf name="dxm"/>
42
    </writepath>
43
    <readpath name="dxmfromddm">
44
      cessor name="magic"/>
45
      <chbuf name="dxm"/>
46
      <hw_channel name="ahb1"/>
47
      <hw_channel name="dma"/>
48
49
      <rxbuf name="ddm"/>
    </readpath>
50
```

Listing 2: Implemented on-tile communication paths.

### 3 Two-Tiles Architecture with a Global Naming Convention

A global naming convention for the different hardware elements in the multitile SHAPES architecture is used. The convention for the global naming is: ''tile\_number.HWelement\_number''. This allows the easy identification of the different elements and their location.

#### Listing 3 describes:

- two identic RDT tiles, i.e. tile\_0 and tile\_1, where all the elements are named tile\_0.\* and tile\_1.\*, respectively;
- three intra-tile communication paths: two possibilities for the ARM communication, i.e. one path via the internal memory (RDM) and one via external memory (DXM), and one path for the DSP communication, i.e. via external memory (DXM);
- two inter-tile communication paths via DNP, one for the ARM and the other for the DSP.

The inter-tile communication is done via a network of directly connected DNPs using a toroidal mesh topology. The channel buffer involved in the inter-tile communication is located in the DXM of the receiving tile. Therefore, the inter-tile communication paths are defined as follows:

- Write path. The write path traverses both the local DNP and the DNP of the receiving tile, transferring data in the channel buffer located on the DXM of the receiving tile. For example, the ARM processor on the tile\_0 communicates with tile\_1 as follows: tile\_0.ARM --- tile\_0.RDM --- tile\_0.AHB --- tile\_0.DNP --- tile\_1.DNP --- tile\_1.DXM.
- **Read path.** On the reading path, processors collect data from the local DXM, following the same path and the same protocol as for the intra-tile communication.

Figure 2 represents both the inter- and intra- tile communication paths for the DSP and ARM processors located on the TILE\_0 (tile\_0.arm and tile\_0.magic, respectively) and those located on the TILE\_1 (tile\_1.arm and tile\_1.magic, respectively).

```
<architecture name="SHAPES multi-tile">
  <!-- 2 Tiles communicating via the mesh of DNPs --->
02
|04| < !-- tile_0 --->
  /*+ TILE_0 RDT subsystem
05
                               ***********
  /*+ all elements are named: tile_0.element_i*/
    <!-- tile_0 arm subsystem -->
07
08
    cprocessor name="tile_0.arm" type="RISC">
    09
10
11
    <memory name="tile_0.rdm" type="RAM">
12
    </memory>
    <hw_channel name="tile_0.armbus" type="BUS">
14
15
    </hw_channel>
16
    <!-- tile_0 magic subsystem -->
17
    cprocessor name="tile_0.magic" type="DSP">
18
    19
```




Figure 2: Example for the intra-tile communication paths.

```
<memory name="tile_0.ddm" type="RAM">
21
22
    </memory>
23
    <hw_channel name="tile_0.magicbus" type="BUS">
24
25
    </hw_channel>
26
    <hw_channel name="tile_0.dma" type="DMA">
27
    </hw_channel>
28
29
30
    <!-- tile_0 distributed external memory -->
    <memory name="tile_0.dxm" type="DXM">
31
32
    </memory>
33
    <!-- tile_0 abb multi-layered bus -->
34
    <hw_channel name="tile_0.ahb0" type="BUS">
35
36
    </hw_channel>
37
    <hw_channel name="tile_0.ahb1" type="BUS">
38
    </hw_channel>
40
    <!-- tile_0 dnp -->
41
    <hw_channel name="tile_0.dnp" type="SPI">
42
    </hw\_channel>
```

```
/*+ TILE_0 intra-tile communication paths
45
46 /*+ arm implements 2 types of communication: via dxm and via rdm
47 /*+ magic implements 1 type of communication: via dxm ********
    <!-- tile_0 intra-tile communication paths -->
48
     <!-- tile_0 arm paths via dxm->
49
     <writepath name="tile_0.rdmtodxm">
50
51
       cessor name="tile_0.arm"/>
       <txbuf name="tile_0.rdm"/>
52
       <hw_channel name="tile_0.armbus"/>
53
       <hw_channel name="tile_0.ahb1"/>
54
       <chbuf name="tile_0.dxm"/>
55
56
     </writepath>
57
58
     <readpath name="tile_0.dxmfromrdm">
       cessor name="tile_0.arm"/>
59
60
       <chbuf name="tile_0.dxm"/>
       <hw_channel name="tile_0.ahb1"/>
61
       <hw_channel name="tile_0.armbus"/>
62
       <rxbuf name="tile_0.rdm"/>
63
     </readpath>
64
65
     <!-- tile_0 arm paths via rdm->
66
     <writepath name="tile_0.rdmtordm">
67
68
       cprocessor name="tile_0.arm"/>
       <txbuf name="tile_0.rdm"/>
69
       <hw_channel name="tile_0.armbus"/>
70
       <chbuf name="tile_0.rdm"/>
71
72
     </writepath>
73
     <readpath name="tile_0.rdmfromrdm">
74
75
       cessor name="tile_0.arm"/>
       <chbuf name="tile_0.rdm"/>
76
77
       <hw_channel name="tile_0.armbus"/>
       <rpre><rxbuf name="tile_0.rdm"/>
78
79
     </readpath>
80
     <!-- tile_0 magic paths via dxm-->
81
     <writepath name="tile_0.ddmtodxm">
82
       cessor name="tile_0.magic"/>
83
       <txbuf name="tile_0.ddm"/>
84
       <hw_channel name="tile_0.dma"/>
85
       <hw_channel name="tile_0.ahb1"/>
86
       <chbuf name="tile_0.dxm"/>
87
88
     </writepath>
89
90
     <readpath name="tile_0.dxmfromddm">
       cessor name="tile_0.magic"/>
91
       <chbuf name="tile_0.dxm"/>
92
       <hw_channel name="tile_0.ahb1"/>
93
       <hw_channel name="tile_0.dma"/>
94
       <rxbuf name="tile_0.ddm"/>
95
96
     </readpath>
97
   /*+ TILE_0 inter-tile communication paths (via DNP) */
98
   <!-- tile_0 ARM inter-tile communication paths -->
     <writepath name="tile_0.rdmtodnp">
100
       cprocessor name="tile_0.arm"/>
101
       <txbuf name="tile_0.rdm"/>
102
       <hw_channel name="tile_0.ahb0"/>
103
       <hw_channel name="tile_0 .dnp"/>
104
       <hw_channel name="tile_1.dnp"/>
105
       <chbuf name="tile_1.dxm"/>
106
107
     </writepath>
108
   <!-- tile_0 DSP inter-tile communication paths --->
109
     <writepath name="tile_0.ddmtodnp">
110
       cessor name="tile_0.magic"/>
111
       <txbuf name="tile_0.ddm"/>
112
       <hw_channel name="tile_0.ahb0"/>
113
       <hw_channel name="tile_0.dnp"/>
114
115
       <hw_channel name="tile_1.dnp"/>
       <chbuf name="tile_1.dxm"/>
116
     </writepath>
117
```

```
118
   <!-- tile_1 --->
119
   /*+ TILE_1 RDT subsystem
121 /*+ all elements are named: tile_1.element_i*/
     <!-- tile_1 arm subsystem -->
122
     cprocessor name="tile_1.arm" type="RISC">
123
     </processor>
124
125
     <memory name="tile_1.rdm" type="RAM">
126
127
     </memory>
128
     <hw_channel name="tile_1.armbus" type="BUS">
129
130
     </hw_channel>
131
132
   /*+ tile_1: the same elements as the RDT tile_0 *****/
133
134
   /*+ TILE_1 inter-tile communication paths (via DNP) */
   <!-- tile_1 ARM inter-tile communication paths -->
135
     <writepath name="tile_1.rdmtodnp">
136
       cessor name="tile_1.arm"/>
137
       <txbuf name="tile_1.rdm"/>
138
139
       <hw_channel name="tile_1.ahb0"/>
       <hw_channel name="tile_1.dnp"/>
140
       <hw_channel name="tile_0.dnp"/>
141
       <chbuf name="tile_0.dxm"/>
142
     </writepath>
143
144
   <!-- tile_1 DSP inter-tile communication paths -->
145
146
     <writepath name="tile_1.ddmtodnp">
       cessor name="tile_1.magic"/>
147
       <txbuf name="tile_1.ddm"/>
148
       <hw_channel name="tile_1".ahb0"/>
       <hw_channel name="tile_1.dnp"/>
150
151
       <hw_channel name="tile_0.dnp"/>
       <chbuf name="tile_0.dxm"/>
152
153
     </writepath>
154
   </architecture>
155
```

Listing 3: The architecture.xml file.