

# TERM PROJECT


## DİGİTAL DESIGN 2

### INF606


Oğuzhan Topal - 190503001

In this project I made the simulation Control Unit of Mano Computer in Digital simulation tool. While making the Control Unit, I followed descriptions in the Computer System Architecture book written by M. Morris Mano (especially chapter 5).

Control Unit takes 19 inputs from datapath and gives 31 control signals to datapath and display-test area. The sequence clocks is inside of Control Unit, It choose Arithmetic-Logic Units operations, it controls bus system and all the registers. It also needs to fulfill tests given by lecturer.



Full Picture



Inside Control Unit


## Design Approach:

I mainly used table 5.6 in the Computer Systems Architecture book. Based on the functions given in the table I created the Circuits and connected them related Inputs and Outputs. The following pictures are Table 5.6 in the book and circuits inside the Control Unit.



**TABLE 5-6** Control Functions and Microoperations for the Basic Computer

Fetch	$R'T_0$ : $AR \leftarrow PC$ $R'T_1$ : $IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R'T_2$ : $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14),$ $AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D_7IT_3$ : $AR \leftarrow M[AR]$
Interrupt:	$T_0T_1T_2(IEN)(FGI + FGO)$ : $R \leftarrow 1$ $RT_0$ : $AR \leftarrow 0, TR \leftarrow PC$ $RT_1$ : $M[AR] \leftarrow TR, PC \leftarrow 0$ $RT_2$ : $PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$
Memory-reference:	
AND	$D_0T_4$ : $DR \leftarrow M[AR]$ $D_0T_5$ : $AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1T_4$ : $DR \leftarrow M[AR]$ $D_1T_5$ : $AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4$ : $DR \leftarrow M[AR]$ $D_2T_5$ : $AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3T_4$ : $M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_4$ : $PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5T_4$ : $M[AR] \leftarrow PC, AR \leftarrow AR + 1$ $D_5T_5$ : $PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6T_4$ : $DR \leftarrow M[AR]$ $D_6T_5$ : $DR \leftarrow DR + 1$ $D_6T_6$ : $M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$
Register-reference:	$D_7I'T_3 = r$ (common to all register-reference instructions) $IR(i) = B_i$ ( $i = 0, 1, 2, \dots, 11$ ) $r$ : $SC \leftarrow 0$
CLA	$rB_{11}$ : $AC \leftarrow 0$
CLE	$rB_{10}$ : $E \leftarrow 0$
CMA	$rB_9$ : $AC \leftarrow \overline{AC}$
CME	$rB_8$ : $E \leftarrow \overline{E}$
CIR	$rB_7$ : $AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6$ : $AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5$ : $AC \leftarrow AC + 1$
SPA	$rB_4$ : If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	$rB_3$ : If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2$ : If $(AC = 0)$ then $PC \leftarrow PC + 1$
SZE	$rB_1$ : If $(E = 0)$ then $(PC \leftarrow PC + 1)$
HLT	$rB_0$ : $S \leftarrow 0$
Input-output:	$D_7IT_3 = p$ (common to all input-output instructions) $IR(i) = B_i$ ( $i = 6, 7, 8, 9, 10, 11$ ) $p$ : $SC \leftarrow 0$
INP	$pB_{11}$ : $AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$pB_{10}$ : $OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_9$ : If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$
SKO	$pB_8$ : If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$
ION	$pB_7$ : $IEN \leftarrow 1$
IOF	$pB_6$ : $IEN \leftarrow 0$


## BUS




## Sclear




## FGI, FGO




AR




IEN




M[read]




M[write]




PCload



## PCIncrement




## DR







AC




OUTR




IR




TR




sequence counter






PCclear


































IR decoder





## Outputs

x		$X$
sclr		$S_{clr}$
*fcd		$I_{LD}$
*kd		$I_D$
*rd		$R_J$
*rk		$R_K$
ienj		$IEN_J$
ienk		$IEN_K$
fgjk		$FGI_K$
fgdk		$FGO_K$
arld		$AR_{LD}$
*anne		$AR_{INR}$
arcl		$AR_{CLR}$
memr		$MEM_{read}$
memw		$MEM_{write}$
pcld		$PC_{LD}$
*pcinc		$PC_{INCR}$
pccl		$PC_{CLR}$
drld		$DR_{LD}$
*drinc		$DR_{INCR}$
acld		$AC_{LD}$
*acinc		$AC_{INCR}$
accl		$AC_{CLR}$
alop		$AL_{OP}$
outl		$OUTR_{LD}$
ir		$IR_{LD}$
tr		$TR_{LD}$
		$T$
d		$D$
*ej		$E_J$
*ek		$E_K$

## Test Cases:

The Control Unit passed all the tests given by lecturer.

The screenshot shows a 'Test result' window with a menu bar (File, View) and a toolbar. The main area displays a list of test cases, all marked with a green checkmark and the word 'passed'. The tests are organized in two columns. Below the list is a table with three columns: an unlabeled column, 'CLK', and 'AC'. The table contains eight rows of data.

**Test Cases:**

- ✓ SZE-Skip passed
- ✓ SZA-Skip passed
- ✓ STA\_INDIRECT passed
- ✓ SPA-Skip passed
- ✓ SNA-Skip passed
- ✓ SKO\_SKIP passed
- ✓ SKI\_SKIP passed
- ✓ OUT passed
- ✓ LDA\_DIRECT passed
- ✓ SZE-NoSkip passed
- ✓ SZA-NoSkip passed
- ✓ STA\_DIRECT passed
- ✓ SPA-NoSkip passed
- ✓ SNA-NoSkip passed
- ✓ SKO\_NOSKIP passed
- ✓ SKI\_NOSKIP passed
- ✓ LDA\_INDIRECT passed
- ✓ Interrupt Service Routine passed
- ✓ ISZ\_INDIRECT-SKIP passed
- ✓ ISZ\_INDIRECT-NOSKIP passed
- ✓ ISZ\_DIRECT-SKIP passed
- ✓ ISZ\_DIRECT-NOSKIP passed
- ✓ IOF passed
- ✓ ION passed
- ✓ HLT passed
- ✓ INC passed
- ✓ INP passed
- ✓ CLE passed
- ✓ CMA passed
- ✓ CME passed
- ✓ CIL passed
- ✓ CIR passed
- ✓ CLA passed
- ✓ BUN\_DIRECT passed
- ✓ BUN\_INDIRECT passed
- ✓ BSA\_DIRECT passed
- ✓ BSA\_INDIRECT passed
- ✓ AND\_DIRECT passed
- ✓ AND\_INDIRECT passed
- ✓ ADD\_DIRECT passed
- ✓ ADD\_INDIRECT passed

**Register Values Table:**

	CLK	AC
L7	0	0x64
L8;n=0	0	0x64
L8;n=1	0	0x64
L8;n=2	0	0x64
L8;n=3	0	0x64
L8;n=4	0	0x64
L8;n=5	0	0x67
L9	0	0x67