CSE 331 HOMEWORK-4

• OGUZ MUTLU 1801042624

MAIN CONTROL TESTBENCH

```
add wave -position end sim:/testbench control/MemWrite
add wave -position end sim:/testbench_control/MemtoReg
add wave -position end sim:/testbench_control/RegDst
add wave -position end sim:/testbench control/RegWrite
add wave -position end sim:/testbench_control/opcode
VSIM 13> run
# RType => op=0000,RegDst=1,ALUSrc=0,MemtoReg=0,RegWrite=1,MemRead=0,MemWrite=0,Branch=0,ALUop=000
# Addi => op=0001,RegDst=0,ALUSrc=1,MemtoReg=0,RegWrite=1,MemRead=0,MemWrite=0,Branch=0,ALUop=100
# Andi => op=0010, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, ALUop=101
# Ori => op=0011,RegDst=0,ALUSrc=1,MemtoReg=0,RegWrite=1,MemRead=0,MemWrite=0,Branch=0,ALUop=110
# Nori => op=0100,RegDst=0,ALUSrc=1,MemtoReg=0,RegWrite=1,MemRead=0,MemWrite=0,Branch=0,ALUop=011
# beq => op=0101,RegDst=0,ALUSrc=0,MemtoReg=0,RegWrite=0,MemRead=0,MemWrite=0,Branch=1,ALUop=011
# bne => op=0110,RegDst=0,ALUSrc=0,MemtoReg=0,RegWrite=0,MemRead=0,MemWrite=0,Branch=1,ALUop=001
# slti => op=0111,RegDst=1,ALUSrc=1,MemtoReg=0,RegWrite=1,MemRead=0,MemWrite=0,Branch=0,ALUop=010
# 1w => op=1000,RegDst=0,ALUSrc=1,MemtoReg=1,RegWrite=1,MemRead=1,MemWrite=0,Branch=0,ALUop=001
# sw => op=1001,RegDst=0,ALUSrc=1,MemtoReg=0,RegWrite=0,MemRead=0,MemWrite=1,Branch=0,ALUop=001
```

ALU CONTROL TESTBENCH

```
|add wave -position end sim:/testbench Aidcontrol/Result
VSIM 7> run
# ALUop=000, Func=000, Result2=000
# ALUop=000, Func=001, Result2=001
# ALUop=000, Func=010, Result2=110
# ALUop=000, Func=011, Result2=010
# ALUop=000, Func=100, Result2=001
# ALUop=000, Func=101, Result2=000
# ALUop=101, Func=000, Result2=101
# ALUop=101, Func=111, Result2=100
# ALUop=100, Func=000, Result2=100
# ALUop=100, Func=011, Result2=010
run
# ALUop=101, Func=000, Result2=101
# ALUop=101, Func=010, Result2=110
# ALUop=110, Func=000, Result2=000
# ALUop=101, Func=111, Result2=100
# ALUop=111, Func=000, Result2=000
run
# ALUop=111, Func=110, Result2=101
# ALUop=011, Func=111, Result2=100
# ALUop=101, Func=000, Result2=101
VSIM 8> run
```

ALU32 TESTBENCH

```
add wave -position end sim:/testbench ALU/A
add wave -position end sim:/testbench_ALU/ALUop
add wave -position end sim:/testbench_ALU/B
add wave -position end sim:/testbench ALU/Result
VSIM 9> run
# time = 0, A =00000011010111110001000001001011, B=000000011100101011111101000001, A+B=00000101001101001011101001100,S=001
# time = 20, A =01010011011111000101000001111010, B=000000011100110101011111101000001, A+B=010101010101010101011101110111, S=001
# time = 60, A =111111110000110010000101100111, B=111111111111111110000111111000111, A AND B=111111111000011000000010101000111,S=000
# time = 80, A =000001110101111011000010000010, B=00100011111111110000000000010011, A - B=001010110101110011000110001100, S=010
run
# time = 100, A =0101000000000001111111111111111111, B=0000001100111110000000101110000, A - B=01010011001111110000000100101000, S=010
# time = 120, A =000000000000000000000000000000, B=1111111111111110000111111000001, A XOR B=11111111111111110000111011000000, S=011
# time = 140, A =001000000000011001100110011000000, B=011100110110110110010010000000, A XOR B=0101001101110010000000000000, S=011
# time = 160, A =00000000101000100000001111111111, B=0011010101010101111001100001100, A NOR B=11001010101010000000011000000000,S=100
# time = 180, A =0000000000000110111111100110000, B=111111111111111000011111100011, A NOR B=0000000000000000000000000000,S=100
# time = 220, A =00000000000000000000000001111, B=00000000000000000000000011, A OR B=0000000000000000000000111,S=101
VSIM 10> run
VSIM 10>
```

REGISTER TESTBENCH

```
add wave -position end sim:/testbench Registers/read data 1
add wave -position end sim:/testbench Registers/read data 2
add wave -position end sim:/testbench Registers/read reg 1
add wave -position end sim:/testbench_Registers/read_reg_2
add wave -position end sim:/testbench_Registers/write_data
add wave -position end sim:/testbench_Registers/write_reg
VSIM 12> run
vet),
# read_reg_l=xxx, read_reg_2=xxx, write_reg=xxx, RegWrite=x, clk=x
# read data 1=00000000000000000000000000000001,read data 2=00000000000000000000000011, write data=1111000010000010000000000010000
# read reg 1=001, read reg 2=011, write reg=001, RegWrite=0, clk=1
vet).
# read_reg_1=100, read_reg_2=001, write_reg=011, RegWrite=1, clk=1
yet),
# read reg 1=010, read reg 2=001, write reg=011, RegWrite=0, clk=1
vet).
# read reg 1=000, read reg 2=001, write reg=010, RegWrite=1, clk=1
VSTM 13>
```

Challenging Parts

I didn't do program counter part and because of this part I couldn't complete the connections with program counter otherwise it works correctly.