
CSE 331 COMPUTER ORGANIZATION

HW 3 REPORT

• OGUZ MUTLU 1801042624

1. State Diagram and Table



2.Test Results

1. and 32

2. or32

```
# Loading work.one_bit_or
add wave -position end sim:/or32_testbench/A
add wave -position end sim:/or32_testbench/B
add wave -position end sim:/or32_testbench/R
VSIM 45> run
# A=10001010101010101010111101010011,
# B=00101010010101010101000010101000
# Result: 101010101111111111111111111111
#
VSIM 46>

Now: 100 ps Delta: 1 sim:/or32_testbench
```

3.xor32

```
Add wave -position end sim:/xor32_testbench/A
add wave -position end sim:/xor32_testbench/B
add wave -position end sim:/xor32_testbench/R
add wave -position end sim:/xor32_testbench/R
add wave -position end sim:/xor32_testbench/clk
VSIM 28> run
# A=00001010001100001100111101010011,
# B=0010111011100111000000001101111
# Result: 0010010011011111100111011111100
#
VSIM 29>
```

4.nor32

```
# Loading work.one_bit_nor
add wave -position end sim:/nor32_testbench/A
add wave -position end sim:/nor32_testbench/B
add wave -position end sim:/nor32_testbench/R
VSIM 50> run
# A=11100010010011111100111101010011,
# B=001010011010101010000000110110000
# Result: 000101000001100000001100

VSIM 51>
```

5. slt32

```
# Region: /slt32_testbench/slt32_inst/g0
add wave -position end sim:/slt32_testbench/A
add wave -position end sim:/slt32_testbench/B
add wave -position end sim:/slt32_testbench/R
VSIM 40> run
# A=11111011001101000111001101010101
# Result: 1111111111111111111111
# Result: 111111111111111111111111111
# VSIM 41>
```

6. add32

```
Add wave -position end sim:/adder32_testbench/R
add wave -position end sim:/adder32_testbench/Cout
VSIM 17> run

# A=1110001001001111110000110100011,

# B=011010011011111111011000110110000

# Cin=1

# Cout=1

# Result: 01001100000011110111010100000100

#
VSIM 18>

Now: 100 ps Delta: 1 sim:/adder32_testbench
```

7. sub32

```
Add wave -position end sim:/subtractor32_testbench/R
add wave -position end sim:/subtractor32_testbench/Bout
VSIM 35> run

# A=11100010010011111110000110100011,

# B=011010011011111111011000110110000

# Bin=1

# Bout=0

# Result: 0111100010010000000110100010

**

VSIM 36>
```

8.ALU32

```
Transcript =
# A=00001010000000000000111101010011,
# B=001010100000011100000001101010000,
# Result: 001101000000001110001000011111011
# , ALUop: 000
# A=00001010000000000000111101010011,
# B=001010100000011100000001101010000,
# Result: 00100000000001110000111011111011
# , ALUop: 001
# A=00001010000000000000111101010011,
# B=0010101000000111000000011010101000.
# Result: 110111111111110010000110110101011
# , ALUop: 010
# A=00001010000000000000111101010011,
# B=00101010000000111000000011010101000,
# , ALUop: 011
# A=00001010000000000000111101010011.
# B=00101010000000111000000011010101000,
# , ALUop: 100
# A=00001010000000000000111101010011,
# B=00101010000001110000000110101000,
# , ALUop: 101
# A=00001010000000000000111101010011,
# B=00101010000001110000000110101000,
# Result: 0010101000000111000011111111111111
# , ALUop: 111
VSIM 57>
```