


Open Hardware DSP Platform — www.ohdsp.org uDSP 1.0

A 5cm x 5cm DSP board using Analog Device SigmaDSP devices Supports ADAU1466, ADAU1462, ADAU1452, ADAU1451, ADAU1450 Selfboot and external control supported All I/O routed out

IN_LRCLKO IN_BCLKO IN_SDATAO	DADCIN_LRCLKO DADCIN_BCLKO DADCIN_SDATAO	DACOUT_LRCLKOD OUT_LRCLKO DACOUT_BCLKOD OUT_BCLKO DACOUT_SDATAOD OUT_SDATAO
IN_LRCLK1 IN_BCLK1 IN_SDATA1	DADCIN_LRCLK1 DADCIN_BCLK1 DADCIN_SDATA1	DACOUT_LRCLK1D OUT_LRCLK1 DACOUT_BCLK1D OUT_BCLK1 DACOUT_SDATA1D OUT_SDATA1
IN_LRCLK2 IN_BCLK2 IN_SDATA2	DADCIN_LRCLK2 DADCIN_BCLK2 DADCIN_SDATA2	DACOUT_LRCLK2D OUT_LRCLK2 DACOUT_BCLK2D OUT_BCLK2 DACOUT_SDATA2D OUT_SDATA2
IN_LRCLK3 IN_BCLK3 IN_SDATA3	→ DADCIN_LRCLK3 → DADCIN_BCLK3 → DADCIN_SDATA3	DACOUT_LRCLK3D OUT_LRCLK3 DACOUT_BCLK3D OUT_BCLK3 DACOUT_SDATA3D OUT_SDATA3
SPDIF_RX	-DADAU_SPDIF_RX	ADAU_SPDIF_TXD SPDIF_TX
AUXADC1 AUXADC2 AUXADC3 AUXADC4 AUXADC5 AUXADC6	-DAUXADC_IN1 -DAUXADC_IN2 -DAUXADC_IN3 -DAUXADC_IN4 -DAUXADC_IN5 -DAUXADC_IN6	SPI_MISOD SPI_MISO SPI_SCLK SPI_SCLK SPI_MOSIO SPI_MOSI
DSP_RESET	DSP_RESET	SPI_SS SPI_SS MCLKD MCLK
SPI_M_MUTE	— SPI_M_MUTE	CDI M. CLIK
SPI_M_CS	-aspi_M_cs	SPI_M_CLK
		l l
	ADAU1452.sch	
IN I DOLKO	Connectors	OUT I DOLKO
IN_LRCLKO		DAC_LRCLKO
IN_BCLK0	Connectors	DAC_LKCLKO OUT_BCLKO
	Connectors — ADC_LRCLKO — ADC_BCLKO	DAC_BCLKO OUT_BCLKO
IN_BCLK0 IN_SDATA0	Connectors - DADC_LRCLKO - DADC_BCLKO - DADC_SDATAO	DAC_BCLKO OUT_BCLKO DAC_SDATAO OUT_SDATAO
IN_BCLK0 IN_SDATA0 IN_LRCLK1	Connectors	DAC_BCLKCA DAC_BCLKO DAC_SDATAO DAC_LRCLK1 OUT_BCLK1
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1	Connectors QADC_LRCLKO QADC_BCLKO QADC_SDATAO QADC_LRCLK1 QADC_BCLK1	DAC_BCLKO DAC_SDATAO DAC_LRCLK1 DAC_BCLK1 DAC_BCLK1 DAC_BCLK1
IN_BCLK0 IN_SDATA0 IN_LRCLK1	Connectors	DAC_BCLKCA DAC_BCLKO DAC_SDATAO DAC_LRCLK1 OUT_BCLK1
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1	Connectors QADC_LRCLKO QADC_BCLKO QADC_SDATA0 QADC_LRCLK1 QADC_BCLK1 QADC_SDATA1	DAC_BCLKO DAC_SDATAO DAC_SDATAO DAC_LRCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_LRCLK2 DAC_LRCLK2 DAC_LRCLK3 DAC_LRCLK
IN_BCLKO IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2	Connectors QADC_LRCLKO QADC_SDATA0 QADC_LRCLK1 QADC_BCLK1 QADC_SDATA1 QADC_LRCLK2	DAC_BCLKO DAC_SDATAO DAC_SCLRCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1	Connectors	DAC_BCLKO DAC_SDATAO DAC_SDATAO DAC_LRCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_BCLK2 DAC_BCLK2 DAC_BCLK2
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_BCLK2 IN_SDATA2	Connectors	DAC_BCLKO DAC_SDATAO DAC_SDATAO DAC_LRCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_BCLK2 DAC_SDATA2 DAC_SDATA2 DAC_SDATA2
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_BCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3	Connectors	DAC_BCLKO DAC_SDATAO DAC_SDATAO OUT_SDATAO OUT_SDATAO OUT_SDATAO OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK2 OUT_BCLK2 OUT_SDATA1 OUT_LRCLK2 DAC_BCLK2 OUT_BCLK2 OUT_SDATA2 OUT_SDATA2 OUT_SDATA2 DAC_LRCLK3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_BCLK3	Connectors	DAC_BCLKO DAC_SDATAO OUT_BCLKO DAC_LRCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 OUT_SDATA1 DAC_LRCLK2 OUT_BCLK2 OUT_BCLK2 DAC_SDATA2 OUT_SDATA2 DAC_SDATA2 DAC_SDATA2 DAC_SDATA2 DAC_SDATA2
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_BCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3	Connectors QADC_LRCLKO QADC_SDATA0 QADC_SDATA0 QADC_SDATA1 QADC_SDATA1 QADC_LRCLK2 QADC_BCLK2 QADC_SDATA2 QADC_SDATA2 QADC_SDATA2	DAC_BCLKO DAC_SDATAO DAC_SDATAO OUT_SDATAO OUT_SDATAO OUT_SDATAO OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK2 OUT_BCLK2 OUT_SDATA1 OUT_LRCLK2 DAC_BCLK2 OUT_BCLK2 OUT_SDATA2 OUT_SDATA2 OUT_SDATA2 DAC_LRCLK3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_SDATA3 IN_SDATA3	Connectors QADC_LRCLKO QADC_SDATAO QADC_SDATAO QADC_BCLK1 QADC_BCLK1 QADC_SDATA1 QADC_LRCLK2 QADC_BCLK2 QADC_SDATA2 QADC_BCLK3 QADC_BCLK3	DAC_BCLKO DAC_SDATAO DAC_BCLK1 DAC_BCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_LRCLK2 DAC_BCLK2 DAC_BCLK2 DAC_BCLK2 DAC_SDATA2 DAC_LRCLK3 DAC_LRCLK3 DAC_BCLK3 DAC_BCLK3 DAC_BCLK3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_BCLK3 IN_BCLK3 IN_SDATA3 AUXADC1	Connectors QADC_LRCLKO QADC_SDATAO QADC_SDATAO QADC_BCLK1 QADC_BCLK1 QADC_SDATA1 QADC_LRCLK2 QADC_BCLK2 QADC_SDATA2 QADC_BCLK3 QADC_BCLK3	DAC_BCLKO DAC_SDATAO DAC_BCLK1 DAC_BCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_LRCLK2 DAC_BCLK2 DAC_BCLK2 DAC_BCLK2 DAC_SDATA2 DAC_LRCLK3 DAC_LRCLK3 DAC_BCLK3 DAC_BCLK3 DAC_BCLK3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_BCLK3 IN_BCLK3 IN_BCLK3 IN_BCLK3 IN_BCLK3 IN_SDATA3	Connectors	DAC_BCLKO DAC_SDATAO DAC_BCLKO OUT_SDATAO OUT_SDATAO OUT_LRCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_SDATA1 DAC_BCLK1 OUT_SDATA1 DAC_LRCLK2 OUT_BCLK2 OUT_SDATA1 OUT_LRCLK2 OUT_BCLK2 OUT_LRCLK2 OUT_BCLK2 OUT_LRCLK3 OUT_BCLK2 OUT_SDATA2 DAC_BCLK3 OUT_SDATA3 DAC_SDATA3 OUT_SDATA3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_BCLK1 IN_BCLK2 IN_BCLK2 IN_BCLK2 IN_SDATA1 IN_LRCLK3 IN_BCLK3 IN_SDATA3 AUXADC1 AUXADC1 AUXADC2 AUXADC3	Connectors	DAC_BCLKO DAC_BCLKO DAC_SDATAO OUT_SDATAO DAC_LRCLK1 OUT_BCLK1 DAC_BCLK1 OUT_BCLK1 DAC_SDATA1 OUT_SDATA1 DAC_LRCLK2 OUT_SDATA1 OUT_BCLK2 OUT_BCLK2 OUT_BCLK2 OUT_BCLK2 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_SDATA2 DAC_SDATA3 DAC_SDATA3 OUT_BCLK3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_BCLK1 IN_BCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_SDATA3 AUXADC1 AUXADC2 AUXADC3 AUXADC3 AUXADC4	Connectors QADC_LRCLKO QADC_SDATAO QADC_SDATAO QADC_SDATA1 QADC_SDATA1 QADC_LRCLK2 QADC_SDATA2 QADC_SDATA2 QADC_SDATA2 QADC_SDATA3 QADC_SDATA3 QADC_SDATA3	DAC_BCLKO DAC_SDATAO DAC_BCLKO DAC_SDATAO OUT_SDATAO OUT_SDATAO OUT_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_BCLK2 DAC_BCLK2 DAC_SDATA2 DAC_LRCLK3 DAC_LRCLK3 DAC_LRCLK3 DAC_BCLK3 DAC_BCLK3 DAC_BCLK3 OUT_BCLK3 DAC_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 DAC_SDATA3 OUT_SDATA3
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_BCLK2 IN_BCLK3 IN_BCLK3 IN_BCLK3 IN_SDATA3 AUXADC1 AUXADC1 AUXADC2 AUXADC3 AUXADC4 AUXADC5	Connectors	DAC_BCLKO DAC_SDATAO DAC_SDATAO DAC_LRCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_LRCLK1 DAC_SDATA1 DAC_LRCLK2 DAC_BCLK2 DAC_SDATA2 DAC_LRCLK2 DAC_SDATA2 DAC_LRCLK3 DAC_SDATA3 DAC_BCLK3 DAC_SDATA3 DAC_SDATA3 DAC_SDATA3 DAC_SDATA3 SPI_MISO SPI_SCLK SPI_SS SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MI
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_BCLK1 IN_BCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_SDATA3 AUXADC1 AUXADC2 AUXADC3 AUXADC3 AUXADC4	Connectors	DAC_BCLKO DAC_SDATAO OUT_BCLKO DAC_SDATAO OUT_SDATAO OUT_SDATAO OUT_BCLK1 OUT_BCLK1 OUT_SDATA1 OUT_SDATA1 DAC_SDATA1 OUT_SDATA1 DAC_LRCLK2C OUT_BCLK2 OUT_BCLK2 OUT_SDATA2 OUT_SDATA2 OUT_SDATA2 OUT_SDATA2 OUT_SDATA2 OUT_SDATA3 DAC_SCLK3C OUT_BCLK3 OUT_SDATA3 OUT_SDATA3 DAC_SDATA3C OUT_SDATA3 SPI_MISO SPI_MISO SPI_SSD SPI_SSD SPI_SSS SPI_MOSID MISO SPI_MOSID
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_BCLK2 IN_BCLK3 IN_BCLK3 IN_BCLK3 IN_SDATA3 AUXADC1 AUXADC1 AUXADC2 AUXADC3 AUXADC4 AUXADC5	Connectors	DAC_BCLKO DAC_SDATAO DAC_SDATAO DAC_LRCLK1 DAC_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_LRCLK1 DAC_SDATA1 DAC_LRCLK2 DAC_BCLK2 DAC_SDATA2 DAC_LRCLK2 DAC_SDATA2 DAC_LRCLK3 DAC_SDATA3 DAC_BCLK3 DAC_SDATA3 DAC_SDATA3 DAC_SDATA3 DAC_SDATA3 SPI_MISO SPI_SCLK SPI_SS SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MISO SPI_MISO SPI_SS SPI_MISO SPI_MI
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_BCLK1 IN_BCLK2 IN_BCLK2 IN_BCLK2 IN_BCLK3 IN_SDATA1 IN_LRCLK3 IN_SDATA3 AUXADC1 AUXADC1 AUXADC2 AUXADC3 AUXADC3 AUXADC4 AUXADC5 AUXADC6	Connectors	DAC_BCLKO DAC_BCLKO DAC_SDATAO OUT_BCLKO DAC_LRCLK1 OUT_BCLK1 OUT_BCLK1 OUT_BCLK1 OUT_SDATA1 OUT_SDATA1 DAC_SDATA1 OUT_SDATA1 DAC_LRCLK2 OUT_BCLK2 OUT_BCLK2 OUT_BCLK2 OUT_BCLK3 OUT_
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_BCLK1 IN_BCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_SDATA3 AUXADC1 AUXADC2 AUXADC3 AUXADC4 AUXADC5 AUXADC6 MAN_RESET SPI_M_MUTE	CONNECTORS QADC_LRCLKO QADC_SDATAO QADC_LRCLK1 QADC_SDATA1 QADC_SDATA1 QADC_BCLK2 QADC_BCLK2 QADC_BCLK3 QADC_BCLK3 QADC_SDATA3 QAUXADCIN_1 QAUXADCIN_2 QAUXADCIN_2 QAUXADCIN_5 QAUXADCIN_5 QAUXADCIN_6 QUSB_RST DM_MUTE	DAC_BCLKO DAC_SDATAO DAC_BCLKO OUT_BCLKO DAC_SDATAO OUT_SDATAO OUT_LRCLK1 OUT_BCLK1 DAC_BCLK1 OUT_SDATA1 DAC_LRCLK2 OUT_SDATA1 DAC_LRCLK2 OUT_BCLK2 OUT_BCLK2 DAC_SDATA2 OUT_SDATA2 DAC_LRCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_SDATA2 OUT_SDATA2 DAC_SDATA3 OUT_SDATA3 DAC_SDATA3 OUT_SDATA3 DAC_SDATA3 SPI_MISO SPI_SCLK SPI_SCLK SPI_SCLK SPI_SCLK SPI_SCLK SPI_SCL SPI_MOSI MCLK_INC M_SPI_SCLK SPI_M_CLK
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_SDATA1 IN_LRCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_SDATA3 AUXADC1 AUXADC1 AUXADC2 AUXADC3 AUXADC4 AUXADC5 AUXADC6 MAN_RESET SPI_M_MUTE GLB_RESET	Connectors QADC_LRCLKO QADC_SDATAO QADC_SDATAO QADC_SDATA1 QADC_SDATA1 QADC_BCLK2 QADC_BCLK2 QADC_SDATA2 QADC_BCLK3 QADC_SDATA3 QADC_SDATA3 QAUXADCIN_1 QAUXADCIN_2 QAUXADCIN_5 QAUXADCIN_6 QAUXADCIN_6 QAUXADCIN_6 QAUXADCIN_6 QAUXADCIN_6 QAUXADCIN_6 QAUXADCIN_6	DAC_BCLKO DAC_SDATAO DAC_BCLKO DAC_SDATAO OUT_SDATAO OUT_SCATA OUT_BCLK1 DAC_BCLK1 DAC_SDATA1 DAC_SDATA1 DAC_LRCLK2 DAC_BCLK2 DAC_BCLK2 DAC_SDATA2 DAC_LRCLK3 DAC_LRCLK3 DAC_BCLK3 DAC_BCLK3 DAC_BCLK3 OUT_BCLK3 DAC_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 DAC_SDATA3 OUT_SDATA3 SPI_MISO SPI_SDATA3 SPI_MISO SPI_SCLK SPI_SSD SPI_SSD SPI_SSD SPI_MOSID MCLK M_SPI_SCLKC SPI_M_CLK M_SPI_MOSID SPI_MOSID MCSDATAS SPI_MCSSI M_SPI_MOSID SPI_MOSID MCLK M_SPI_MOSID SPI_MOSID SPI_MOSID MCSDATASO SPI_MCSSI SPI_MOSID MCLK M_SPI_MOSID SPI_MOSID MCSDATASO SPI_MCSSI SPI_MOSID MCSSI MSSI SPI_MOSID MCSSI SPI_MCSSI SPI_MCSSI SPI_MCSSI SPI_MCSSI SPI_MCSSI SPI_MCSSI SPI_MCS
IN_BCLK0 IN_SDATA0 IN_LRCLK1 IN_BCLK1 IN_BCLK1 IN_BCLK2 IN_BCLK2 IN_SDATA2 IN_LRCLK3 IN_SDATA3 AUXADC1 AUXADC2 AUXADC3 AUXADC4 AUXADC5 AUXADC6 MAN_RESET SPI_M_MUTE	CONNECTORS QADC_LRCLKO QADC_SDATAO QADC_LRCLK1 QADC_SDATA1 QADC_SDATA1 QADC_BCLK2 QADC_BCLK2 QADC_BCLK3 QADC_BCLK3 QADC_SDATA3 QAUXADCIN_1 QAUXADCIN_2 QAUXADCIN_2 QAUXADCIN_5 QAUXADCIN_5 QAUXADCIN_6 QUSB_RST DM_MUTE	DAC_BCLKO DAC_SDATAO DAC_BCLKO OUT_BCLKO DAC_SDATAO OUT_SDATAO OUT_LRCLK1 OUT_BCLK1 DAC_BCLK1 OUT_SDATA1 DAC_LRCLK2 OUT_SDATA1 DAC_LRCLK2 OUT_BCLK2 OUT_BCLK2 DAC_SDATA2 OUT_SDATA2 DAC_LRCLK3 OUT_BCLK3 OUT_BCLK3 OUT_BCLK3 OUT_SDATA2 OUT_SDATA2 DAC_SDATA3 OUT_SDATA3 DAC_SDATA3 OUT_SDATA3 DAC_SDATA3 SPI_MISO SPI_SCLK SPI_SCLK SPI_SCLK SPI_SCLK SPI_SCLK SPI_SCL SPI_MOSI MCLK_INC M_SPI_SCLK SPI_M_CLK







Notes:

All digital I/O is 3V3. Use outside this voltage can cause damage.

See bill of materials for detailed parts information.

Copyright	Paul	Janicki	2019	
-----------	------	---------	------	--

Licensed under the TAPR Open Hardware License (www.tapr.org/OHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.

Open Hardware DSP Platform - www.ohdsp.org

Sheet: / File: uDSP.sch

Titl	e:	uDS	SP

Size: A4	Date: 2019-03-11	Rev: 1.0
KiCad E.D.A. ki	cad (5.0.2)-1	ld: 1/6

