Memory Management (5)


Dr. Jun Zheng
CSE325 Principles of Operating
Systems
11/4/2019



TLB

- ☐ Some TLBs store address-space identifiers
 (ASIDs) in each TLB entry uniquely identifies each process to provide address-space protection for that process
 - ☐ Otherwise need to flush at every context switch
- ☐ TLBs typically small (64 to 1,024 entries)
- ☐ On a TLB miss, value is loaded into the TLB for faster access next time
 - ☐ Replacement policies must be considered
 - ☐ Some entries can be **wired down** for permanent fast access

Paging Hardware With TLB





Effective Access Time

- \square Associative Lookup = ε time unit
 - ☐ Can be < 10% of memory access time
- \Box Hit ratio = α
 - ☐ Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- \Box Consider α = 80%, ε = 20ns for TLB search, 100ns for memory access
- **☐** Effective Access Time (EAT)

EAT =
$$(100 + \varepsilon) \alpha + (200 + \varepsilon)(1 - \alpha) = 200 + \varepsilon - 100\alpha$$

- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
 - \Box EAT = 0.80 x 120 + 0.20 x 220 = 140ns
- Consider more realistic hit ratio -> α = 99%, ϵ = 20ns for TLB search, 100ns for memory access
 - \Box EAT = 0.99 x 120 + 0.01 x 220 = 122ns