

Exercise 1

a) Consider Figures 5-18 through 5-23. What changes would need to be made to these figures if the architectural limit for physical memory were to be increased to 64 PB?




Figure 5-18. 4-Kbyte Page Translation—Long Mode 5-Level Paging

Figure 1: 4Kbyte Page Translation - Long Mode 5-Level Paging

Pela imagem 5-18, temos que:

- 12 bits para Physical-Page Offset
- 9 bits para Page-Table Offset
- 9 bits para Page-Directory Offset
- 9 bits para Page-Directory Pointer Offset
- 9 bits para Page-Map Level-4 Offset
- 9 bits para Page-Map Level-5 Offset

$$12 + 9 + 9 + 9 + 9 + 9 = 57 \text{ bits}$$

$$2^{57}$$

- 1 = KB
- 2 = MB
- 3 = GB
- 4 = TB
- **5 = PB**
- 6 = EB

$$2^7 = 128$$

$$\text{Logo, } 2^{57} = 128 \text{ Pbyte}$$




Figure 5-19. 4-Kbyte PML5E—Long Mode




Figure 5-20. 4-Kbyte PML4E—Long Mode




Figure 5-21. 4-Kbyte PDPE—Long Mode




Figure 5-22. 4-Kbyte PDE—Long Mode

Figure 2: 4Kbyte PML5E, PML4E, PDPE and PDE - Long Mode




Figure 3: 4Kbyte PTE - Long Mode

O que quer dizer que para aumentar para uma capacidade de 64Pbyte não precisamos de fazer nada.

Se, por outro lado, quiséssemos diminuir a capacidade para 64PByte, bastava que em vez dos 9 bits do Page-Map Level-5 Offset tivéssemos apenas 8.

$$12 + 9 + 9 + 9 + 9 + 8 = 56 \text{ bits}$$

$$2^{56} = 64\text{PByte}$$

O problema que daqui surge, é que com 8 bits no Page-Map Level 5 Offset apenas conseguiríamos apontar para metade ($2^8 = 256$) dos endereços do Page-Map Level 4 que continuaria com 9 bits ($2^9 = 512$)