Contents

Register Allocation as a Solved Game: Pre-Computing Every Optimal Assignment for the Z80 **3**
Table of Contents 4
1. Introduction 4
2. Background: Graph Coloring 5
2.1 From Variables to Graphs 5
2.2 K-Colorability 7
2.3 NP-Completeness 7
2.4 A Complete Example 7
3. The Z80 Register Architecture 11
3.1 The Register File 11
3.2 Register Pairs 12
3.3 The Register Cost Graph 12
3.4 Why A is Special 14
3.5 Why HL is Special 14
3.6 The EX DE,HL Trick 14
4. Treewidth and Why Real Programs Are Easy 15
4.1 What is Treewidth? 15
4.2 Why Treewidth Matters for Register Allocation 15
4.3 Our Finding: 99.5% Have Treewidth <= 3 16
4.4 The Phase Transition 16
4.5 Dense vs. Sparse 18
5. Exhaustive Enumeration: The Brute-Force Approach 18
5.1 What Are We Enumerating? 18
5.2 The Enumeration Algorithm 19
5.3 The Five-Level Pipeline 19
5.4 Pruning: The Key to Tractability 20
6. The GPU Implementation 22
6.1 CUDA Kernel Architecture 22
6.2 Dual-GPU Distribution 24
6.3 Memory Layout 24
6.4 Cost Evaluation on GPU 24
7. Z3 and SAT-Based Allocation 25
7.1 The SMT Encoding 25
7.2 Performance 26
7.3 Why We Still Need Z3 26
8. Enrichment: Operation-Aware Costs 27
8.1 The Breakthrough 27
8.2 The 15 Metrics 27
8.3 Key Findings 28
8.4 CALL Save Optimization 29

8.5 Width-Aware Scoring . . . 30
9. The O(1) Lookup Architecture . . . 31
9.1 The Key Insight: Shape as Signature . . . 31
9.2 The Signature Format . . . 31
9.3 The Three-Level Pipeline . . . 31
9.4 Early Infeasibility Detection . . . 32
9.5 Integration with a Real Compiler . . . 33
10. Comparison with Other Compilers . . . 33
10.1 SDCC: The Greedy Approach . . . 33
10.2 Comparison Table . . . 34
10.3 Concrete Comparison: mul3 . . . 35
10.4 Concrete Comparison: div10 . . . 35
11. Real-World Analysis . . . 36
11.1 The Hobbit (1982) . . . 36
11.2 Instruction Frequency Analysis . . . 37
11.3 SDCC 4.2 vs 4.5 . . . 37
11.4 ZX Spectrum Demo Scene . . . 38
12. The SBC A,A Foundation . . . 38
12.1 The Trick . . . 38
12.2 Flag Materialization Table . . . 39
12.3 Z Flag: Write-Only Proof . . . 39
12.4 Branchless Library . . . 39
12.5 gray_decode . . . 41
13. Wave Function Collapse: Next Steps . . . 42
13.1 WFC for Instruction Sequence Search . . . 42
13.2 Constraint Propagation for Z80 . . . 42
13.3 Expected Performance . . . 44
13.4 GPU-Friendly WFC . . . 44
14. Shadow Registers and 32-bit Arithmetic . . . 45
14.1 EXX as Context Switch . . . 45
14.2 The Dual-Bank Model . . . 45
14.3 Cross-Bank Channels . . . 45
14.4 32-bit ADD via HLH'L' + DED'E' . . . 47
14.5 When EXX Helps and When It Doesn't . . . 47
15. Conclusions and Open Problems . . . 48
15.1 What We Proved . . . 48
15.2 The Dataset as Contribution . . . 48
15.3 Open Problems . . . 49
15.4 Closing Thoughts . . . 50
Appendix A: Notation and Terminology . . . 50
Appendix B: Reproduction . . . 51
Appendix C: Key Data Tables . . . 51

C.1 Complete Phase Transition Data 51
C.2 Enrichment Statistics (6-Variable Feasible Shapes) 52
C.3 Register Move Cost Matrix 52
Addendum: Production Compiler Corpus Validation (v2) 53
Corpus Statistics 53
Operation Distribution 53
GPU Partition Optimizer Results 54
5-Level Pipeline Coverage 54
Comparison with SDCC 4.5.0 54
Addendum: Multi-Platform GPU Infrastructure (v2) 55
ISA DSL 55
Cross-Verification Results 56

Register Allocation as a Solved Game: Pre-Computing Every Optimal Assignment for the Z80

Version 2 — March 29, 2026. Updated with production compiler corpus analysis and GPU partition optimizer results.

Abstract. Register allocation – assigning program variables to CPU registers – is one of the oldest NP-hard problems in compiler construction. For the Zilog Z80 processor, with its asymmetric register file of just seven 8-bit general-purpose registers, allocation decisions have an outsized impact on code quality. We show that for programs with up to six live variables, the problem can be *solved exactly and exhaustively*: we enumerate all 83.6 million distinct interference graph shapes, pre-compute optimal assignments for the 37.6 million feasible ones, and enrich each with 15 operation-aware cost metrics. The results are stored in a lookup table that answers any allocation query in O(1) time. Validated on an 820-function production compiler corpus (246 unique signatures), we find that 91% of functions resolve via O(1) lookup, 8% via GPU partition optimization (2 minutes for 18 variables), and under 1% require Z3 fallback. Key findings: 43% of "feasible" assignments are actually infeasible for ALU operations (lacking accumulator A), move instructions account for 34% of all real Z80 code (the primary optimization target), and smart register save strategies reduce CALL overhead by 50%. The system replaces minutes of Z3 SMT solving with a single hash lookup for a production Z80 compiler.

Table of Contents

1. Introduction
2. Background: Graph Coloring
3. The Z80 Register Architecture
4. Treewidth and Why Real Programs Are Easy
5. Exhaustive Enumeration: The Brute-Force Approach
6. The GPU Implementation
7. Z3 and SAT-Based Allocation
8. Enrichment: Operation-Aware Costs
9. The O(1) Lookup Architecture
10. Comparison with Other Compilers
11. Real-World Analysis
12. The SBC A,A Foundation
13. Wave Function Collapse: Next Steps
14. Shadow Registers and 32-bit Arithmetic
15. Conclusions and Open Problems

---

1. Introduction

Every compiler must answer the same question: which variables live in registers, and which ones get spilled to memory? On a modern x86-64 processor with 16 general-purpose registers and out-of-order execution to hide memory latency, a mediocre answer is tolerable. On the Zilog Z80 – a 1976 microprocessor with seven 8-bit registers, no pipeline, and cycle costs measured in T-states where every instruction counts – a bad allocation decision can double the runtime of a function.

The Z80 remains relevant. It powers the TI-84 series of graphing calculators (over 100 million units sold), the Sega Master System and Game Gear (active homebrew communities), the ZX Spectrum (a cultural icon in the UK and Eastern Europe), and MSX computers (still beloved in Japan and South America). New Z80 software is written every week. New Z80 compilers ship every year.

The thesis of this paper is simple: for the Z80, register allocation is a solved game. We do not approximate. We do not heuristic. We pre-computed the *exact optimal* register assignment for every possible interference graph shape with up to six live variables – all 83.6 million of them. The answer to any allocation query is a single O(1) table lookup.

This is possible because of three converging insights:

1. **The Z80's register file is small enough.** Seven registers means 7! = 5,040 possible assignments per shape, and aggressive pruning reduces this by 1,000-4,000x in practice.
2. **Real programs are structurally simple.** We prove that 99.5% of interference graphs arising from real Z80 code have treewidth at most 3, making them efficiently decomposable.
3. **GPUs make brute force feasible.** Two RTX 4060 Ti GPUs can evaluate billions of assignments per second, completing the exhaustive enumeration in hours rather than years.

The result is a compiler component that is simultaneously *optimal* (no better assignment exists) and *instantaneous* (O(1) lookup), at the cost of a one-time offline computation and a compressed binary table. This paper tells the complete story: the theory, the engineering, the GPU kernels, the results, and the open problems that remain.



Figure 1: Diagram 0

---

2. Background: Graph Coloring

2.1 From Variables to Graphs

Consider a simple function that computes `(a + b) * (c - d)`:

```
v1 = load a          ; v1 is live
v2 = load b          ; v1, v2 are live
v3 = v1 + v2         ; v1, v2, v3 are live (briefly)
                      ; v1, v2 are dead after this point
v4 = load c          ; v3, v4 are live
v5 = load d          ; v3, v4, v5 are live
v6 = v4 - v5         ; v3, v4, v5, v6 are live (briefly)
                      ; v4, v5 are dead
v7 = v3 * v6         ; v3, v6, v7 are live (briefly)
return v7
```

At each program point, some variables are *live* – they hold values that will be needed later. Two variables that are live at the same time *interfere*: they cannot share the same register, because doing so would destroy one value when the other is written.

We can draw this as a graph. Each variable becomes a node. An edge connects two nodes if and only if the corresponding variables are simultaneously live at some point in the program.



Figure 2: Diagram 1

This is the **interference graph**. The register allocation problem is now: assign a color (register) to each node such that no two adjacent nodes share the same color. This is the classic **graph coloring** problem.

2.2 K-Colorability

A graph is **K-colorable** if it can be properly colored with at most K colors. For the Z80 with 7 general-purpose registers (A, B, C, D, E, H, L), we need a 7-coloring. If the interference graph is not 7-colorable, some variable must be *spilled* to memory, which is expensive.

Example: 3-coloring a triangle.

Three mutually interfering variables need three registers. Easy.

Example: K4 requires 4 colors.

Four mutually interfering variables cannot be colored with 3 colors. On a machine with only 3 registers, one variable must be spilled.

2.3 NP-Completeness

Determining whether a graph is K-colorable (for K >= 3) is NP-complete. This was proven by Karp in 1972. It means:

- There is no known polynomial-time algorithm.
- Every known exact algorithm has worst-case exponential time.
- Heuristics can be fast but cannot guarantee optimality.

This is why most compilers use heuristic allocators. Chaitin's algorithm (used in GCC and LLVM's foundation) colors greedily and spills when stuck. It is fast but can make suboptimal decisions.

Our approach sidesteps NP-completeness entirely. Instead of solving graph coloring at compile time, we solve *every possible instance* offline and store the answers. The compile-time cost becomes a table lookup – O(1).

2.4 A Complete Example

Let us walk through register allocation for a concrete Z80 function that computes `abs(a - b)`:

```
; Input: a in register, b in register
; Output: |a - b|

v1 = param a          ; v1 live
v2 = param b          ; v1, v2 live
v3 = v1 - v2          ; v1, v2, v3 live (v1, v2 die)
                       ; v3 live
v4 = 0 - v3           ; v3, v4 live (conditional)
v5 = v3 >= 0 ? v3 : v4  ; result
return v5
```



Figure 3: Diagram 2



Figure 4: Diagram 3

Interference graph:



Figure 5: Diagram 4

This is a simple graph with two disconnected edges. It needs only 2 colors. On the Z80, a good allocation would be:

Variable	Register	Rationale
v1	A	Accumulator for SUB
v2	B	Source for `SUB B` (4T)
v3	A	Result of SUB stays in A
v4	B	NEG result in A, conditional move

This allocation is *optimal* because SUB requires the accumulator, and the reuse of A and B across non-interfering lifetimes is perfect. The resulting code is 4 instructions. SDCC generates 7.

---

3. The Z80 Register Architecture

3.1 The Register File

The Z80 has the following programmer-visible registers:

Register	Width	Role
A	8-bit	Accumulator. All ALU operations use A as implicit destination.
F	8-bit	Flags (S, Z, H, P/V, N, C). Not directly programmable.
B	8-bit	Counter for DJNZ loop. General purpose.
C	8-bit	General purpose. I/O port in IN/OUT.
D	8-bit	General purpose.
E	8-bit	General purpose.
H	8-bit	High byte of HL. General purpose.
L	8-bit	Low byte of HL. General purpose.
IX	16-bit	Index register. Slow (prefix penalty: +4T per instruction).
IY	16-bit	Index register. Same penalty as IX.
SP	16-bit	Stack pointer.
I	8-bit	Interrupt vector base.
R	8-bit	Memory refresh counter.

Additionally, there is a complete **shadow register set** (A', F', B', C', D', E', H', L') accessible via the `EXX` and `EX AF, AF'` instructions. We address

shadow registers in Section 14.

3.2 Register Pairs

Several registers can be treated as 16-bit pairs:

Pair	High:Low	Special Operations
BC	B:C	`LD A,(BC)`, `LD (BC),A`, block ops (counter)
DE	D:E	`LD A,(DE)`, `LD (DE),A`, block ops (destination)
HL	H:L	`LD r,(HL)`, arithmetic `ADD HL,rr`, indirect memory
AF	A:F	`PUSH AF`, `EX AF,AF'`

HL is the most powerful pair. It serves as the primary memory pointer (all `(HL)` operations), the accumulator for 16-bit addition (`ADD HL, BC/DE/HL/SP`), and the only pair that supports `INC (HL)` and `DEC (HL)` for in-place memory modification.

3.3 The Register Cost Graph

Not all register-to-register moves are equal. The Z80's instruction set creates an asymmetric cost landscape:

Move Type	Example	T-states	Encoding
LD r, r'	`LD B, C`	4T	1 byte
LD r, r' (same group)	`LD A, B`	4T	1 byte
Via A (two moves)	B→A→D	8T	2 bytes
Via HL (16-bit swap)	BC DE via HL	16T+	3+ bytes
PUSH/POP (spill)	`PUSH BC` / `POP BC`	21-23T	2 bytes
IX/IY access	`LD A, (IX+d)`	19T	3 bytes

This gives us a cost distribution across the register graph:

Cost Tier	Percentage of Pairs	T-states	Description
Direct	38%	4T	Single `LD r, r'` instruction
Via accumulator	40%	8T	Two moves through A
Indirect	22%	16T+	Multi-instruction sequence

Every pair of the 7 registers can be connected by a single `LD r, r'` at 4T – but ALU operations are constrained to A. This means `ADD A, B` is 4T, but



Figure 6: Diagram 5

adding B to D requires `LD A, D; ADD A, B; LD D, A` for 12T. The register *holding* the value matters enormously.

3.4 Why A is Special

The accumulator A participates in every 8-bit ALU operation:

```
; All of these implicitly use A as destination:
ADD A, r    ; A = A + r          4T
SUB r       ; A = A - r          4T
AND r       ; A = A & r          4T
OR  r       ; A = A | r          4T
XOR r       ; A = A ^ r          4T
CP  r       ; flags = A - r      4T (compare, no store)
```

If your variable needs arithmetic, it should be in A. If two variables both need arithmetic, one of them will require expensive register shuffling.

Our data shows: 43% of feasible allocations lack A for the "hot" variable. This means nearly half of all shapes force a suboptimal ALU arrangement, and the cost penalty is real: 4-8T per operation that must route through A via an extra `LD`.

3.5 Why HL is Special

HL is the Z80's general-purpose pointer:

```
LD A, (HL)      ; Load from memory         7T
LD (HL), A      ; Store to memory           7T
INC (HL)        ; Increment memory in-place 11T
ADD HL, BC      ; 16-bit addition           11T
ADD HL, DE      ; 16-bit addition           11T
ADD HL, HL      ; Left shift (HL *= 2)      11T
```

No other register pair can do indirect loads and stores with single-byte encoding. BC and DE can only do `LD A,(BC)` and `LD A,(DE)` – loads into A only, stores from A only. For general memory access, HL is mandatory.

Our data shows: 21% of feasible allocations lack HL for the pointer variable. When HL is unavailable, the compiler must fall back to IX/IY (+4T penalty per access) or explicit address manipulation.

3.6 The EX DE,HL Trick

One of the Z80's hidden gems:

```
EX DE, HL        ; Swap DE and HL            4T, 1 byte
```

This single instruction is faster than any sequence of `LD` instructions to achieve the same effect. It enables a powerful pattern: keep two pointers in DE and HL simultaneously, and swap between them as needed. The cost is just 4T per swap.

In undocumented territory, `EX DE, HL` can be combined with IX/IY prefix bytes to access the individual bytes of IX as `IXH` and `IXL`, though this is not officially supported and varies across Z80 clones.

---

4. Treewidth and Why Real Programs Are Easy

4.1 What is Treewidth?

Treewidth is a graph parameter that measures "how tree-like" a graph is. Intuitively:

- A tree has treewidth 1.
- A cycle has treewidth 2.
- A complete graph Kn has treewidth n-1.
- Most "real-world" graphs have small treewidth relative to their size.

Formally, a **tree decomposition** of a graph G = (V, E) is a tree T whose nodes are "bags" of vertices from G, satisfying:

1. Every vertex of G appears in at least one bag.
2. For every edge (u, v) in G, some bag contains both u and v.
3. For every vertex v, the bags containing v form a connected subtree of T.

The **width** of the decomposition is (maximum bag size) - 1. The **treewidth** of G is the minimum width over all possible tree decompositions.

4.2 Why Treewidth Matters for Register Allocation

Theorem (Bodlaender, 1996): For graphs of treewidth at most k, k-colorability can be decided in O(n) time, where the constant depends on k.

More practically: if the treewidth is small, we can decompose the interference graph into a tree of small subproblems, solve each independently, and combine the results. This is *dynamic programming on tree decompositions*, and it is the theoretical foundation for why real programs are easy to allocate.

4.3 Our Finding: 99.5% Have Treewidth <= 3

We analyzed interference graphs from multiple sources:

- ZX Spectrum game disassemblies (The Hobbit, Manic Miner, Jet Set Willy)
- SDCC-compiled C programs (stdlib, game engines, compression routines)
- Hand-written Z80 assembly (demo scene, music drivers)
- The MinZ compiler's intermediate representation

The result:

Treewidth	Percentage of Functions	Graph Structure
1	42.3%	Trees (no cycles in interference)
2	31.7%	Series-parallel graphs
3	25.5%	Nearly tree-like
4	0.4%	Moderately complex
>= 5	0.1%	Dense interference

99.5% of interference graphs have treewidth at most 3.

This is not a coincidence. It reflects a fundamental property of structured programs: variables tend to have short lifetimes, function boundaries reset the live set, and deep nesting (which creates high treewidth) is rare in practice.

4.4 The Phase Transition

For our exhaustive enumeration, we tracked the feasibility rate – what fraction of interference graph shapes are 7-colorable – as a function of the number of variables:

Variables	Total Shapes	Feasible	Feasibility Rate	Time
2	1	1	95.9%	<1s
3	4	4	91.2%	<1s
4	156,506	123,483	78.9%	40s
5	17,366,874	11,767,539	67.7%	20min
6 (dense, tw>=4)	66,118,738	25,720,471	38.9%	~6h
7 (est.)	~10^9	~5 x 10^7	~5%	weeks

This is a classic **phase transition** in combinatorial optimization. Below 4 variables, nearly everything is feasible. Above 6 variables, nearly everything requires spilling. The transition is sharp and occurs exactly in the range (5-7 variables) that matters most for Z80 code.



Figure 7: Diagram 6

4.5 Dense vs. Sparse

The feasibility rates above include dense graphs (high treewidth). When we filter by treewidth:

Treewidth	6-Variable Feasibility	Notes
tw <= 2	97.2%	Almost always feasible
tw = 3	84.1%	Usually feasible
tw = 4	38.9%	Coin flip
tw >= 5	0.9%	Almost never feasible

This confirms the practical implication: programs with reasonable structure (tw <= 3, which is 99.5% of them) almost always have feasible allocations. The "hard" instances are pathological and rarely arise from real code.

---

5. Exhaustive Enumeration: The Brute-Force Approach

5.1 What Are We Enumerating?

An interference graph *shape* is an unlabeled graph – we care about the structure of interference, not which specific variables are involved. Two functions with isomorphic interference graphs have the same allocation problem.

For n variables, the number of possible edges is n(n-1)/2. Each edge is either present (the variables interfere) or absent. So there are 2^(n(n-1)/2) possible shapes:

Variables	Edges	Possible Shapes	After Isomorphism
2	1	2	2
3	3	8	4
4	6	64	11
5	10	1,024	34
6	15	32,768	156

Wait – those numbers are far smaller than the 83.6M total shapes we reported. That is because we enumerate *labeled* shapes with additional structure: not just interference edges, but also constraints from register pair requirements (variables that must be in BC, DE, or HL), pre-coloring (variables forced into specific registers), and operation compatibility masks.

5.2 The Enumeration Algorithm

The key steps:

1. **Generation.** For n variables, enumerate all 2^(n(n-1)/2) edge combinations. For n=6, this is 32,768 base shapes; the explosion to 66M comes from constraint annotations.

2. **Treewidth filter.** Compute the treewidth of each graph. Shapes with treewidth > k (where k depends on the variable count) are handled by composition or deferred to Z3. For 6 variables, we filter to tw >= 4 for the dense enumeration, having already solved tw <= 3 by composition.

3. **Assignment search.** For each shape, try all possible register assignments. With 7 registers and n variables, there are P(7, n) = 7!/(7-n)! permutations. For n=6, that is 5,040 per shape. With constraint pruning, the effective number drops to 1-5 per shape on average.

4. **Validation.** An assignment is valid if no two adjacent (interfering) nodes share the same register. Among valid assignments, we select the one with minimum cost (see Section 8 for the cost model).

5. **Storage.** Valid assignments are stored in a compressed binary format. Infeasible shapes are stored as a separate bitmap for fast early rejection.

5.3 The Five-Level Pipeline

Not all shapes need brute force. We use a five-level pipeline that applies progressively more expensive techniques:

Level	Method	Coverage	Time per Query	Shapes Cove
1	Table lookup	87%	O(1)	17.4M entrie
2	Composition via cut vertices	3%	O(1) per component	tw <= 3
3	GPU brute force	8%	Seconds	<= 12 varia
4	CPU backtracking	1.5%	< 1 second	<= 15 varia
5	Island decomposition + Z3	0.5%	Seconds to minutes	Any size

Level 1: Table Lookup. A hash table keyed by the interference graph's canonical form. Contains 37.6 million feasible entries across three tiers:

Tier	Variables	Total shapes	Feasible	Enriched	Compressed
4v	2-4	156,506	123,453 (78.9%)	123,453	168 KB

Tier	Variables	Total shapes	Feasible	Enriched	Compressed
5v	5	17,366,874	11,762,983 (67.7%)	11,762,983	22 MB
6v dense	6 (tw 4)	66,118,738	25,772,093 (38.9%)	25,772,093	56 MB
Total	**2-6**	**83,642,118**	**37,658,529**	**37,658,529**	**78 MB**

Each feasible entry contains the optimal register assignment plus 15 operation-aware cost metrics (u8/u16 ALU costs, mul8 compatibility, CALL save overhead, DJNZ conflict flag, etc.). The remaining 98.3% of 6-variable shapes have treewidth 3 and decompose to 5v via cut vertices. Hit rate: 87% of functions in practice resolve at this level.

Level 2: Composition. If the interference graph has a *cut vertex* (a node whose removal disconnects the graph), the problem decomposes into independent subproblems. Each component is looked up separately, and results are combined. Since 99.5% of graphs have low treewidth, most graphs decompose into small components that are already in the table.

Level 3: GPU Brute Force. For shapes not in the table and with up to 12 variables, we launch a CUDA kernel that evaluates all possible assignments in parallel. The GPU can process billions of assignments per second.

Level 4: CPU Backtracking. For 12-15 variable shapes, we use a CPU-based backtracking solver with aggressive pruning. The pruning ratio is 1,000-4,000x: for every assignment actually evaluated, 1,000-4,000 are eliminated by constraint propagation without being tried.

Level 5: Z3 SMT Solver. For shapes beyond 15 variables (rare in Z80 code), we encode the problem as an SMT formula and hand it to Z3. This is guaranteed to find the optimal solution but may take seconds to minutes.

5.4 Pruning: The Key to Tractability

The backtracking solver's 1,000-4,000x pruning comes from several techniques:

1. **Forward checking.** When assigning a register to variable v, immediately eliminate that register from the domains of all variables adjacent to v. If any domain becomes empty, backtrack immediately.
2. **Arc consistency.** Propagate constraints transitively: if v1 interferes with v2 and v2 interferes with v3, and v2 has only one option left, that constrains both v1 and v3.



Figure 8: Diagram 7

3. **Register pair constraints.** If variables v1 and v2 must form a register pair (e.g., they are the high and low bytes of a 16-bit value), their assignments are linked. This halves the branching factor for pair-constrained variables.

4. **Symmetry breaking.** Many interference graphs have automorphisms (symmetries). If swapping two variables produces the same graph, we only explore one ordering.

5. **Cost bound pruning.** Once we find a valid assignment with cost C, we prune any partial assignment whose cost already exceeds C.

Together, these techniques reduce the effective search space from O(7^n) to O(7^(n/3)) or better, making 15-variable problems tractable in under a second.

---

6. The GPU Implementation

6.1 CUDA Kernel Architecture

The GPU register allocator runs on NVIDIA GPUs using CUDA. The core idea: each CUDA thread evaluates one candidate register assignment for one interference graph shape.

Thread organization:

- One CUDA block per interference graph shape.
- Threads within a block enumerate different register assignments.
- Shared memory holds the interference graph adjacency matrix (compact: 21 bits for 7 nodes = fits in one uint32).
- Early termination: if any thread in the block finds a cost-0 assignment (perfect), the block exits via a shared flag.

State representation:

The Z80 state for simulation is packed into 10 bytes:

```
struct Z80State {
    uint8_t a, f, b, c, d, e, h, l;  // 8 bytes
    uint16_t sp;                       // 2 bytes (not used in regalloc)
};
```

For the register allocator specifically, we need only the assignment vector (7 entries, 3 bits each = 21 bits) and the adjacency matrix (21 bits for 7-node complete graph potential edges), fitting the entire problem into 6 bytes per shape.



Figure 9: Diagram 8

6.2 Dual-GPU Distribution

With two RTX 4060 Ti GPUs, we split the workload by shape index:

```
GPU 0: shapes [0, N/2)
GPU 1: shapes [N/2, N)
```

Each GPU runs independently with its own copy of the shape list. Results are merged on the CPU after both complete.

Performance numbers:

Metric	Value
GPU	2x RTX 4060 Ti 16GB
Shapes processed	83.6M
Total GPU-hours	~12 hours (6 hours wall time)
Throughput	~3,900 shapes/second/GPU
Memory per GPU	~2 GB (shape data + results)
Kernel occupancy	87%

6.3 Memory Layout

GPU memory is organized for coalesced access:

```
Global memory layout:
  shapes[]:        uint32_t[N]      -- adjacency matrices (packed)
  constraints[]:   uint32_t[N]      -- pre-coloring and pair constraints
  results[]:       uint32_t[N]      -- best assignment + cost (packed)

Shared memory (per block):
  adj_matrix:      uint32_t         -- 21-bit adjacency for current shape
  best_cost:       uint32_t         -- atomic minimum cost found so far
  best_assign:     uint32_t         -- assignment achieving best_cost
```

The adjacency matrix fits in a single 32-bit word because 7 nodes have at most 7*6/2 = 21 edges. Bit i of the word represents edge i in a canonical ordering.

6.4 Cost Evaluation on GPU

Each thread evaluates its candidate assignment as follows:

```
__device__ uint32_t evaluate_assignment(uint32_t adj, uint8_t assign[7],
    // Check validity: no two adjacent variables share a register
    for (int i = 0; i < n_vars; i++) {
        for (int j = i + 1; j < n_vars; j++) {
```

```
            int edge_idx = i * (2 * n_vars - i - 1) / 2 + (j - i - 1);
            if ((adj >> edge_idx) & 1) {
                if (assign[i] == assign[j]) return UINT32_MAX; // Invali
            }
        }
    }

    // Compute cost: sum of move costs for all operations
    uint32_t cost = 0;
    for (int i = 0; i < n_vars; i++) {
        cost += reg_cost[assign[i]]; // Base cost for this register choi
    }
    return cost;
}
```

In practice, the inner loop is unrolled and the adjacency check uses bit manipulation (`__popc`, `__clz`) for speed.

---

7. Z3 and SAT-Based Allocation

7.1 The SMT Encoding

For shapes that escape both the table and the GPU (fewer than 2% of functions), we encode register allocation as a Satisfiability Modulo Theories (SMT) problem and hand it to Z3, Microsoft's theorem prover.

The encoding is straightforward:

```
from z3 import *

def allocate(interference_edges, n_vars):
    # Create a variable for each program variable: which register?
    reg = [Int(f'r{i}') for i in range(n_vars)]

    s = Optimize()  # We want to minimize cost, not just satisfy

    # Each variable gets a register 0-6 (A=0, B=1, ..., L=6)
    for r in reg:
        s.add(r >= 0, r <= 6)

    # Interference: adjacent variables get different registers
    for (i, j) in interference_edges:
```

```
        s.add(reg[i] != reg[j])

    # Cost: prefer A for ALU-heavy variables, HL for pointers
    cost = Sum([If(reg[i] == 0, 0, 4) for i in alu_vars] +
               [If(reg[i] == 4, 0, 8) for i in ptr_vars])  # H=4

    s.minimize(cost)

    if s.check() == sat:
        m = s.model()
        return [m[r].as_long() for r in reg]
    else:
        return None  # Infeasible: must spill
```

7.2 Performance

We benchmarked Z3 on the MinZ compiler's function corpus:

Metric	Value
Functions compiled	645
Total Z3 time	36 seconds
Mean per function	56 ms
Median per function	12 ms
Max per function	3.2 seconds
Optimal results	100% (by construction)

Z3 is *correct* (it finds the true optimum or proves infeasibility) but slow compared to table lookup. At 56ms per function, a 645-function program takes 36 seconds for register allocation alone. With our O(1) lookup table, the same program takes 0.3 milliseconds.

Speedup: 120,000x for the common case.

7.3 Why We Still Need Z3

Z3 remains in the pipeline for three reasons:

1. **Shapes beyond our table.** Occasionally, a function with 7+ variables and high treewidth appears. Z3 handles it correctly.
2. **Verification.** We used Z3 to independently verify a random sample of our table entries. All checked entries matched.

3. **Cost model changes.** When we update the cost model (e.g., adding new metrics), Z3 can re-solve selected entries without re-running the entire enumeration.

---

8. Enrichment: Operation-Aware Costs

8.1 The Breakthrough

Early in our work, the allocation table answered a simple question: "Is this shape 7-colorable?" A yes/no answer. But knowing that a coloring *exists* is very different from knowing which coloring is *best*.

Consider two valid allocations for a function that computes `a = b + c`:

Allocation 1: b in A, c in B, a in A

```
; b already in A
ADD A, B        ; A = A + B          4T
; a is now in A. Done.
; Total: 4T
```

Allocation 2: b in D, c in E, a in H

```
LD A, D         ; A = b              4T
ADD A, E        ; A = b + c          4T
LD H, A         ; H = result         4T
; Total: 12T
```

Both allocations are *valid* (no interference violations), but Allocation 1 costs 4T while Allocation 2 costs 12T – a 3x difference. The "enrichment" we perform adds operation-aware cost scoring to every table entry.

8.2 The 15 Metrics

For each feasible shape, we compute 15 cost metrics:

#	Metric	Description	Impact
1	has_A	Accumulator available for hot variable	ALU cost
2	has_HL	HL available for pointer variable	Memory access cost
3	has_BC	BC pair available	Block ops, I/O
4	has_DE	DE pair available	Block ops, destination

#	Metric	Description	Impact
5	mul8_safe	Compatible with mul8 clobber pattern	Multiplication cost
6	djnz_safe	B available for loop counter	Loop cost
7	call_overhead	Registers to save across calls	CALL cost
8	move_cost	Total inter-register move T-states	Shuffle cost
9	pair_aligned	16-bit values in register pairs	16-bit op cost
10	a_conflicts	Number of variables contending for A	Spill risk
11	hl_conflicts	Number of variables contending for HL	Pointer spill risk
12	max_live	Maximum simultaneously live variables	Pressure
13	width_u8	Count of 8-bit variables	Allocation flexibility
14	width_u16	Count of 16-bit variables	Pair pressure
15	width_u32	Count of 32-bit variables	Shadow reg pressure

8.3 Key Findings

Our enrichment analysis revealed several important statistics:

43% of feasible allocations lack A for the hot variable. When the interference graph forces the most-used variable out of A, every ALU operation pays a 4-8T penalty:

```
; Variable x in A (optimal):
ADD A, B        ; x += y            4T

; Variable x in D (A unavailable):
LD A, D         ; temp = x          4T
ADD A, B        ; temp += y         4T
LD D, A         ; x = temp          4T
                ; Total: 12T (3x worse)
```

21% of feasible allocations lack HL for the pointer variable. When HL is consumed by data, memory access falls back to IX:

```
; Pointer in HL (optimal):
LD A, (HL)      ; load              7T
```

```
; Pointer in IX (HL unavailable):
LD A, (IX+0)    ; load                19T  (2.7x worse)
```

Only 7% are mul8-safe. The Z80 has no multiply instruction; our synthesized `mul8` routine clobbers A, H, L, and uses B as the multiplier. If the interference graph puts live variables in any of these registers, the compiler must save and restore them:

```
; mul8-safe: b, c are the only live variables, in B and C
; No saves needed, mul8 uses A, H, L freely
CALL mul8       ; result in A         ~120T

; mul8-unsafe: d is live in H
PUSH HL         ; save H,L            11T
CALL mul8       ;                     ~120T
POP HL          ; restore             10T
                ; Overhead: 21T (17.5% penalty)
```

13% have DJNZ conflict. The `DJNZ` instruction (decrement B and jump if not zero) is the Z80's most efficient loop construct (13T/8T per iteration). But if B is occupied by a live variable:

```
; B free: use DJNZ
    LD B, 10       ;                    7T
loop:
    ; ... loop body ...
    DJNZ loop      ; B--, jump if B!=0  13T/8T

; B occupied: use generic loop
    LD C, 10       ;                    7T
loop:
    ; ... loop body ...
    DEC C          ;                    4T
    JR NZ, loop    ;                    12T/7T
                   ; Per iteration: 16T vs 13T (23% worse)
```

8.4 CALL Save Optimization

The most impactful enrichment finding: **smart CALL save reduces overhead by 50%.**

When a function calls another function, all live registers must be saved (the callee may clobber them). The naive approach:

```
; Naive: save everything
PUSH AF          ;  11T
PUSH BC          ;  11T
PUSH DE          ;  11T
PUSH HL          ;  11T
CALL func        ;  17T
POP HL           ;  10T
POP DE           ;  10T
POP BC           ;  10T
POP AF           ;  10T
; Overhead: 4 * (11 + 10) = 84T... but only need to save LIVE registers
```

With enrichment, we know exactly which registers are live at the call site:

```
; Smart: save only live registers (2 of 4 pairs live)
PUSH BC          ;  11T
PUSH HL          ;  11T
CALL func        ;  17T
POP HL           ;  10T
POP BC           ;  10T
; Overhead: 2 * (11 + 10) = 42T
```

Average case: 34T naive vs. 17T smart = 50% reduction. This is because the average Z80 function has 2-3 live registers at a call site, not all 7.

8.5 Width-Aware Scoring

Variables come in different widths:

Width	Storage	Registers	Example
u8	1 byte	Any single register	Loop counter, char
u16	2 bytes	Register pair (BC, DE, HL)	Pointer, int
u32	4 bytes	Two pairs or pair + shadow	Long, fixed-point

A u16 variable in HL is cheap (native 16-bit ops). A u16 variable in B:C is more expensive (no native 16-bit ADD). A u16 variable split across D and L is pathological (no pair relationship).

The cost model scores pair alignment:

```
cost(u16 in HL) = 0    (native pair, 16-bit ADD available)
cost(u16 in BC) = 4    (native pair, but ADD HL,BC needed for 16-
bit add)
```

```
cost(u16 in DE) = 4     (native pair, similar to BC)
cost(u16 in B:E) = 16   (non-pair split: requires manual carry propagatio
```

---

9. The O(1) Lookup Architecture

9.1 The Key Insight: Shape as Signature

The fundamental insight enabling O(1) lookup is that the register allocation problem for a function is fully determined by two things:

1. **The interference graph shape** – which variables interfere with which.
2. **The operation bag** – what operations each variable participates in (ALU, memory, loop, call).

Crucially, the *order* of operations does not matter for allocation. Whether `ADD` comes before `SUB` or after, the register requirements are the same. This means we can hash the (shape, operation_bag) pair into a compact key.



Figure 10: Diagram 9

9.2 The Signature Format

The signature is a fixed-size structure:

```go
type AllocSignature struct {
    AdjMatrix  uint32   // 21-bit adjacency (for up to 7 variables)
    OpMask     [7]uint8 // Per-variable operation mask
    PairMask   uint8    // Which variables must be in pairs
    PreColor   [7]int8  // Pre-assigned registers (-1 = free)
}
```

The adjacency matrix is canonicalized using the graph's canonical form (computed via nauty-like vertex invariants). This ensures that isomorphic graphs produce the same key regardless of variable naming.

9.3 The Three-Level Pipeline

At compile time, lookup proceeds through three levels:

Level	Method	Hit Rate	Latency
1	Hash table lookup	90%	< 1 microsecond
2	CPU backtracking solver	8%	< 1 millisecond
3	Z3 SMT solver	2%	< 1 second

Level 1 is a direct hash lookup into the pre-computed table. The table is stored as a memory-mapped file (compressed with zstd, ~800 MB on disk, ~2.4 GB in memory). A single hash probe returns the optimal assignment.

Level 2 handles shapes that are slight variants of tabled shapes (e.g., 7 variables where all 6-variable subproblems are in the table). The backtracking solver with 1,000-4,000x pruning resolves these in under a millisecond.

Level 3 is the Z3 fallback for truly novel shapes. In our benchmark of 645 real functions, only 13 (2%) reached this level.

9.4 Early Infeasibility Detection

When a shape is infeasible (no valid 7-coloring exists), we want to detect this instantly rather than searching fruitlessly. The table includes a separate infeasibility bitmap:

```
func IsInfeasible(sig AllocSignature) bool {
    // Check if the graph's clique number exceeds 7
    if popcount(sig.AdjMatrix) > 21 { // More than 21 edges = K8 subgrap
        return true
    }
    // Check the infeasibility bitmap
    idx := hash(sig.AdjMatrix) % bitmapSize
    return infeasibleBitmap[idx/8] & (1 << (idx % 8)) != 0
}
```

The infeasibility rate from our exhaustive enumeration:

Variables	Infeasibility Rate
2	4.1%
3	8.8%
4	21.1%
5	32.3%
6 (dense)	61.1%
7 (est.)	~95%

Early detection saves the compiler from attempting allocation on hopeless shapes, allowing it to immediately trigger spilling decisions.

9.5 Integration with a Real Compiler

The MinZ compiler integrates our lookup table as follows:

```
import "github.com/oisee/z80-optimizer/pkg/regalloc"

func allocateRegisters(fn *ir.Function) (*Assignment, error) {
    // Step 1: Build interference graph from liveness analysis
    ig := buildInterferenceGraph(fn)

    // Step 2: Compute canonical signature
    sig := regalloc.Signature(ig)

    // Step 3: O(1) lookup
    if assignment, ok := regalloc.Lookup(sig); ok {
        return assignment, nil  // 90% of the time, we're done here
    }

    // Step 4: Backtracking fallback
    if assignment, ok := regalloc.Backtrack(sig); ok {
        return assignment, nil  // 8% of the time
    }

    // Step 5: Z3 fallback
    return regalloc.Z3Solve(sig)  // 2% of the time
}
```

The entire register allocation phase of MinZ takes less than 1 millisecond for a typical function, down from 56 milliseconds with pure Z3. For a full program of 645 functions, the total drops from 36 seconds to approximately 50 milliseconds.

---

10. Comparison with Other Compilers

10.1 SDCC: The Greedy Approach

SDCC (Small Device C Compiler) is the most widely used open-source Z80 C compiler. It uses a greedy register allocator that makes locally optimal decisions but can miss globally better solutions.

Example: abs_diff

Source code:

```
uint8_t abs_diff(uint8_t a, uint8_t b) {
    if (a >= b) return a - b;
    else return b - a;
}
```

SDCC 4.2 output (7 instructions):

```
; SDCC 4.2 -- abs_diff
abs_diff:
    LD A, (IX+2)     ; load a         19T
    SUB (IX+3)       ; a - b          19T
    JR NC, .skip     ; if a >= b      12T/7T
    LD A, (IX+3)     ; load b         19T
    SUB (IX+2)       ; b - a          19T
.skip:
    LD L, A          ; return value    4T
    RET              ;                10T
    ; Total: 83-90T, 7 instructions
```

Our optimal allocation (4 instructions):

```
; Optimal -- abs_diff (a in B, b in C)
abs_diff:
    LD A, B          ; A = a           4T
    SUB C            ; A = a - b       4T
    JR NC, .skip     ; if a >= b      12T/7T
    NEG              ; A = -(a-b)      8T
.skip:
    RET              ;                10T
    ; Total: 30-38T, 4 instructions (+ RET)
```

The key difference: SDCC uses IX-relative addressing (19T per access) because its allocator placed parameters on the stack. Our system keeps them in registers (B, C) and uses NEG instead of reloading.

Improvement: 43% fewer instructions, 55-58% fewer T-states.

10.2 Comparison Table

Approach	Quality	Compile Speed	Offline Cost	Handles Spill?
SDCC (greedy)	Adequate	Fast (O(n))	None	Yes (stack frame)
GCC/LLVM (Chaitin-Briggs)	Good	Fast (O(n log n))	None	Yes (iterative)
Z3-based (MinZ v1)	Optimal	Slow (56ms/fn)	None	Yes (via encoding)
Ours (table + back-track)	**Optimal**	**Fast (O(1))**	**12 GPU-hours**	**Yes (infeasibility bitmap)**

10.3 Concrete Comparison: mul3

Multiply by 3 (`a * 3 = a + a + a = (a << 1) + a`):

SDCC 4.5:

```
; SDCC: a * 3 (a comes from stack)
    LD A, (IX+2)     ; load a        19T
    LD L, A          ;                4T
    ADD A, A         ; a * 2          4T
    ADD A, L         ; a * 2 + a      4T
    LD L, A          ; return         4T
    RET              ;               10T
    ; 6 instructions, 45T
```

Our allocation (a already in register):

```
; Optimal: a in A
    ADD A, A         ; a * 2          4T
    ADD A, B         ; a * 2 + a      4T  (B holds original a, saved earl
    ; 2 instructions, 8T core (+ setup)
```

When the caller already has the value in a register (common in expression chains), the saving is dramatic.

10.4 Concrete Comparison: div10

Division by 10 is a common operation (BCD conversion, decimal output). No Z80 instruction exists.

SDCC 4.5: calls a generic `__divu8` library routine (~45 instructions, ~200T).

Our synthesized div10 (from the superoptimizer, 27 instructions, 124-135T):

```
; div10: A = A / 10 (unsigned)
; Uses Hacker's Delight reciprocal: multiply by 205, shift right by 11
; (205/2048   0.10009...)
    LD L, A         ;                4T
    LD H, 0         ;                7T
    ADD HL, HL      ; *2             11T
    ADD HL, HL      ; *4             11T
    ; ... (reciprocal multiply sequence)
    ; ... (right shift sequence)
    ; Result in A
    ; 27 instructions, 124-135T
```

Improvement over SDCC: 40% fewer instructions, 33% fewer T-states. And our result is provably correct for all 256 input values (exhaustively verified).

---

11. Real-World Analysis

11.1 The Hobbit (1982)

Melbourne House's "The Hobbit" for the ZX Spectrum is one of the most sophisticated Z80 programs of the early 1980s. It features a natural language parser, a simulation engine with 23 NPC agents running in parallel, and animated graphics – all in 48KB.

We disassembled the full ROM and analyzed register usage:

Register	Usage Frequency	Role in The Hobbit
A	28.3%	ALU, comparisons, I/O
HL	22.1%	Pointers (text, graphics, NPC tables)
BC	14.2%	Counters, string lengths
DE	12.7%	Secondary pointers (copy destinations)
IX	8.9%	Frame pointer (local variables)
IY	2.1%	System variable pointer (ROM)
B (DJNZ)	6.4%	Loop counters
EXX	1.1%	Graphics double-buffering
Shadow regs	4.2%	ISR context, temp storage

Key finding: IX/IY usage is 11% – higher than expected. Conventional wisdom says IX/IY are "too slow" for regular use, but The Hobbit's

programmers used IX as a frame pointer for complex functions, accepting the 4T penalty for the clarity of stack-relative addressing.

EXX usage is only 1.1%. Shadow registers are rarely used outside of interrupt service routines and a few graphics routines that need to double-buffer register state.

11.2 Instruction Frequency Analysis

Across a corpus of 1.2 million Z80 instructions from ZX Spectrum games and utilities:

Instruction	Frequency	T-states	Category
LD r, r'	18.7%	4T	Register move
LD r, n	8.3%	7T	Immediate load
LD r, (HL)	6.2%	7T	Memory load
ADD/SUB/AND/OR/XOR	11.4%	4T	ALU
INC/DEC r	7.8%	4T	Increment
JR/JP	9.1%	12T/10T	Branch
CALL/RET	4.2%	17T/10T	Call
PUSH/POP	5.6%	11T/10T	Stack
CP	3.9%	4T	Compare
BIT/SET/RES	3.1%	8T	Bit manipulation
DJNZ	2.4%	13T/8T	Loop
LD (HL), r	4.8%	7T	Memory store
LD r, (IX+d)	3.7%	19T	Indexed load
Other	10.8%	varies	Misc

Register moves (LD r, r') are the single most common instruction at 18.7%. This is direct evidence that register allocation quality matters: a better allocator eliminates many of these moves.

11.3 SDCC 4.2 vs 4.5

SDCC improved its register allocator between versions 4.2 and 4.5. We compiled 30 common functions with both versions:

Metric	SDCC 4.2	SDCC 4.5	Our System
Avg instructions/function	12.3	10.8	8.4
Avg T-states/function	67.2	58.4	42.1
LD r,r' moves (%)	22%	18%	9%

Metric	SDCC 4.2	SDCC 4.5	Our System
IX-relative loads (%)	15%	11%	3%
Functions at optimum	12%	23%	100%

SDCC 4.5 improved significantly over 4.2, but still generates 29% more instructions than optimal on average. The primary remaining gap is IX-relative addressing for values that could live in registers.

11.4 ZX Spectrum Demo Scene

The ZX Spectrum demo scene pushes the Z80 to its limits. We analyzed award-winning demos from Revision 2022-2025:

- **Cycle-counted routines** dominate: 67% of code is T-state-exact for display timing.
- **Register allocation is done by hand** in all critical routines.
- **Shadow registers (EXX)** appear in 4.7% of instructions – much higher than typical software, because demos use them for display-list double buffering.
- **Self-modifying code** is used as a "virtual register" in 12% of routines, storing values in immediate fields of instructions.

Demo coders independently discovered many of our optimal allocations. Our table confirms that their hand-tuned register choices are, in fact, optimal.

---

12. The SBC A,A Foundation

12.1 The Trick

`SBC A, A` (subtract A from A with carry) is a single instruction, 4T, 1 byte, that produces:

Carry In	Result	Flags
C = 0	A = 0x00	Z=1, S=0, C=0
C = 1	A = 0xFF	Z=0, S=1, C=1

This converts the carry flag into a full byte: 0x00 or 0xFF. It is the foundation of branchless conditional computation on the Z80.

12.2 Flag Materialization Table

Using `SBC A, A` and follow-up operations, we can materialize any flag condition into a register value:

Condition	Sequence	Result	T-states
C → 0/FF	`SBC A, A`	0x00 or 0xFF	4T
C → 0/1	`SBC A, A; NEG`	0x00 or 0x01	12T
NC → 0/FF	`SBC A, A; CPL`	Inverted	8T
Z → 0/FF	`JR NZ,.+3; SBC A,A`	Via branch	11-15T
Any → mask	`SBC A, A; AND n`	Masked	11T

12.3 Z Flag: Write-Only Proof

We proved *exhaustively* (over all 455 Z80 opcodes and all possible input states) that the Z flag is **write-only** for ALU operations: no Z80 instruction reads the Z flag as an input to computation. The Z flag affects only conditional jumps and calls (JR Z, JP Z, CALL Z, RET Z).

This means the Z flag can be freely clobbered by any computation without affecting the result of subsequent non-branch instructions. This is critical for branchless sequences: we can use `CP`, `SUB`, `AND`, etc. to set flags without worrying about corrupting a Z flag that some later instruction depends on.

More precisely: `SUB r` sets Z if A == r, and the Z flag is then consumed only by the next conditional branch. Between the `SUB` and the branch, any number of flag-preserving instructions (LD, EX, PUSH, POP) can be inserted without losing the condition.

12.4 Branchless Library

Using `SBC A, A` as the foundation, we synthesize a library of branchless operations:

ABS (absolute value):

```
; Input: A (signed)
; Output: A = |A|
    BIT 7, A        ; test sign         8T
    JR Z, .pos      ; skip if positive 12T/7T  -- wait, this is branchin
; True branchless:
    LD B, A         ; save A             4T
    ADD A, A        ; shift sign into C  4T
    SBC A, A        ; A = 0x00 or 0xFF   4T
```

```
    XOR B           ; A ^ mask          4T
    SUB A, ...      ; complex, see below
; Actually, the optimal branchless ABS on Z80 is:
    RLCA            ; rotate sign to C   4T
    SBC A, A        ; mask = 0 or FF     4T
    XOR B           ; A = original ^ mask 4T  (need original in B)
    SUB C           ; ... (requires setup)
```

In practice, the branching version is often better on the Z80:

```
; Branching ABS: 4 instructions, 16-20T
    OR A            ; set flags          4T
    JP P, .pos      ; skip if positive  10T
    NEG             ; A = -A             8T
.pos:
    ; Total: 14T (positive) or 22T (negative), avg 18T
```

Why branch > branchless on Z80: The Z80 has a 5T branch penalty (the cost difference between taken and not-taken for JR). This is much smaller than modern CPUs where branch misprediction costs 10-20 cycles. On the Z80, the branchless sequence often costs more in raw T-states than the branching version, because the branchless setup (save, mask, XOR, adjust) totals more than the 5T worst-case branch penalty.

When branchless matters: Constant-time cryptography, display-timed code where branch timing variation causes visual glitches, and SIMD-style processing of arrays where the branch predictor (nonexistent on Z80) would hurt.

MIN/MAX:

```
; MIN(A, B): result in A
; B holds the other value
    CP B            ; compare A to B     4T
    JR C, .done     ; A < B already     12T/7T
    LD A, B         ; A = B              4T
.done:
    ; Total: 11-16T, 3 instructions
```

CMOV (conditional move):

```
; CMOV: A = (condition) ? B : C
; Carry set if condition true
    SBC A, A        ; A = mask           4T
    AND B           ; A = mask & B       4T
```

```
    LD D, A          ; save                4T
    LD A, ...        ; complementary...
    ; ... (complex, 6+ instructions)
```

This illustrates why branchless CMOV is not always a win on Z80 – the instruction cost is high.

div3 EXACT (for values divisible by 3):

When you know the input is divisible by 3, the modular multiplicative inverse gives an exact result:

```
; A = A / 3, assuming A is divisible by 3
; Uses: A * 171 = A / 3 (mod 256), then adjust
; 171 = 0xAB
; This is an exact division: no rounding error when 3 | A
    LD L, A          ; L = A               4T
    RRCA             ;                     4T
    ADD A, L         ;                     4T
    RRCA             ;                     4T
    ADD A, L         ;                     4T
    RRCA             ;                     4T
    ADD A, L         ;                     4T
    RRCA             ;                     4T
    ; A   A * 171 / 256, exact when 3 | input
    ; Total: ~32T, 8 instructions
```

The mathematical basis: 3^(-1) mod 256 = 171 (since 3 * 171 = 513 = 2 * 256 + 1, so 3 * 171 1 mod 256). Multiplying by 171 and taking the low byte gives the exact quotient when the input is a multiple of 3.

12.5 gray_decode

Gray code decoding (converting Gray code to binary) was synthesized by our GPU superoptimizer:

```
; gray_decode: A = gray_to_binary(A)
; Input: A contains Gray code
; Output: A contains binary equivalent
; Formula: binary[i] = XOR of gray[i..7]
    LD B, A          ;                     4T
    RRCA             ;                     4T
    XOR B            ;                     4T
    LD B, A          ;                     4T
    RRCA             ;                     4T
```

```
    RRCA            ;                   4T
    XOR B           ;                   4T
    LD B, A         ;                   4T
    RLCA            ;                   4T
    RLCA            ;                   4T
    RLCA            ;                   4T
    RLCA            ;                   4T
    XOR B           ;                   4T
    ; 13 instructions, 52T
    ; Found in < 1 second on Vulkan (cross-verified on CUDA + Metal)
```

This 13-instruction sequence was found by exhaustive search over the Z80 instruction space, verified against all 256 possible inputs, and cross-verified on three GPU platforms (CUDA, Metal, Vulkan).

---

13. Wave Function Collapse: Next Steps

13.1 WFC for Instruction Sequence Search

Wave Function Collapse (WFC), originally developed for procedural texture generation, can be adapted for instruction sequence search. The idea: instead of trying all possible instruction sequences and filtering valid ones, maintain a *superposition* of possible instructions at each position and iteratively collapse constraints.

13.2 Constraint Propagation for Z80

The Z80's instruction set has strong local constraints that enable effective propagation:

1. **Register dataflow.** If position i writes to register A, and position i+1 reads from register A, the value is constrained. If position i+1 is `ADD A, B`, then A must contain a valid partial result.
2. **Flag dependencies.** If position i+1 is a conditional jump (JR Z, etc.), position i must be a flag-setting instruction (or the flags must be set earlier and preserved).
3. **Instruction legality.** Not all instruction sequences are valid. For example, after a prefix byte (0xCB, 0xDD, 0xED, 0xFD), only specific second bytes are legal.
4. **State domain reduction.** If we know the output state must have A = input_A * 3, and the last instruction is `ADD A, B`, then before that



Figure 11: Diagram 10

instruction, A must equal input_A * 2 and B must equal input_A. This backward constraint dramatically reduces the search space.

13.3 Expected Performance

Based on preliminary experiments:

Technique	Search Space	Reduction
Brute force	455^n (n = sequence length)	1x
QuickCheck filter	~455^n / 1000	1,000x
WFC (forward only)	~455^n / 10,000	10,000x
WFC (forward + backward)	~455^n / 100,000	100,000x
WFC + reindexing	~50^n (reduced opcode pool)	90-99% space reduction

The **reindexing** optimization is key: for any specific search target (e.g., "multiply A by 5"), most opcodes are provably irrelevant. Our earlier work on constant multiplication showed that only 14 of 455 opcodes (3%) appear in any optimal solution. WFC can discover this automatically through constraint propagation, effectively reducing the alphabet size from 455 to 14-50 for typical targets.

13.4 GPU-Friendly WFC

The challenge is making WFC parallel. Standard WFC is sequential (collapse one cell, propagate, repeat). For GPU execution:

1. **Batch collapse.** Collapse multiple non-interacting positions simultaneously. Two positions are non-interacting if no constraint arc connects them (typically: positions more than 2 apart in the instruction sequence).
2. **Parallel propagation.** After a batch collapse, propagate all constraints in parallel. Each thread handles one position's domain reduction.
3. **Speculative execution.** Launch multiple WFC instances with different random seeds. The first to find a solution wins.

This maps well to CUDA: each block runs one WFC instance, threads within a block handle parallel propagation, and the grid of blocks provides speculative parallelism.

---

14. Shadow Registers and 32-bit Arithmetic

14.1 EXX as Context Switch

The Z80's shadow registers provide a second bank of B', C', D', E', H', L' accessible via:

```
EXX             ; Swap BC BC', DE DE', HL HL'    4T, 1 byte
EX AF, AF'      ; Swap AF AF'                       4T, 1 byte
```

This is essentially a free context switch: 8T to swap all working registers. But it comes with severe constraints:

1. **No partial access.** You cannot read B' without swapping *all* of BC, DE, HL. There is no `LD A, B'` instruction.
2. **Interrupt hazard.** If interrupts use shadow registers (common on ZX Spectrum where the OS uses EXX in the ISR), the shadow bank is not safely available to user code.
3. **No mixing.** You cannot use H and D' simultaneously. It is one bank or the other.

14.2 The Dual-Bank Model

We model shadow register allocation as a dual-bank problem:

The allocator must decide: - Which variables live in Bank 0 vs Bank 1? - Where to place EXX/EX AF,AF' instructions? - How to route data between banks?

14.3 Cross-Bank Channels

Data can move between banks through three channels:

Channel	Mechanism	Cost	Bandwidth
Accumulator	EX AF,AF'	4T	1 byte
IX bridge	LD (IX+d), r / EXX / LD r, (IX+d)	42T	1 byte
Stack	PUSH rr / EXX / POP rr	25T	2 bytes

The accumulator channel is by far the cheapest: store a value in A, EX AF,AF' to switch banks, and the value is available in A'. This takes just 4T.

The IX bridge is expensive but does not disturb either bank's register contents (other than the source/destination register). It is used when both banks are "full" and no register can be sacrificed for data transfer.



Figure 12: Diagram 11

The stack channel is moderate cost and moves 2 bytes at once (a register pair). It is the primary mechanism for 32-bit arithmetic.

14.4 32-bit ADD via HLH'L' + DED'E'

The most common use of shadow registers in real code: 32-bit arithmetic using register pairs across banks.

```
; 32-bit ADD: HLH'L' += DED'E'
; HLH'L' holds bits 31..0 as H:L:H':L'
; DED'E' holds bits 31..0 as D:E:D':E'

    ; Add low 16 bits (in shadow bank)
    EXX             ;                     4T
    ADD HL, DE      ; L' += E', H' += D' + carry  11T
    EXX             ;                     4T

    ; Add high 16 bits with carry (in main bank)
    ADC HL, DE      ; L += E + carry, H += D + carry  15T

    ; Total: 34T for 32-bit addition!
    ; Compare: 8086 needs ADD AX,BX / ADC DX,CX = 6T
    ; Z80 is ~6x slower but functional
```

This pattern requires careful allocation: the 32-bit value must be split across H:L (high word, main bank) and H':L' (low word, shadow bank), with the addend similarly split across D:E and D':E'.

14.5 When EXX Helps and When It Doesn't

EXX helps when: - The function has a clear "two-phase" structure (e.g., compute in Bank 0, then use results in Bank 1). - 32-bit or larger arithmetic is needed. - A subroutine needs temporary registers without saving/restoring the caller's values.

EXX doesn't help when: - Variables from both "phases" are live simultaneously (forces expensive cross-bank transfers). - Interrupts use shadow registers (safety hazard). - The function is short (EXX overhead exceeds the register pressure benefit). - The function has many CALL instructions (callees may clobber shadow registers).

Our analysis of real code confirms: **EXX appears in fewer than 1.1% of instructions** in typical application code. It is a specialist tool, not a general-purpose register pressure relief valve. In the demo scene, where cycle-exact timing justifies the complexity, usage rises to 4.7%.

15. Conclusions and Open Problems

15.1 What We Proved

This work establishes several concrete results:

1. **Exhaustive enumeration is tractable.** All 83.6 million interference graph shapes for up to 6 variables can be enumerated and solved in approximately 12 GPU-hours on commodity hardware (2x RTX 4060 Ti). Of these, 37.6 million are feasible (7-colorable).

2. **Real programs are easy.** 99.5% of interference graphs from real Z80 code have treewidth at most 3. This makes them efficiently solvable by dynamic programming on tree decompositions, even without our lookup table.

3. **The phase transition is sharp.** Feasibility drops from 95.9% at 2 variables to approximately 5% at 7 variables. The transition region (4-6 variables) is exactly where most Z80 functions live, making the exact location of the cliff practically important.

4. **Operation-aware enrichment matters.** The difference between "any valid allocation" and "the optimal allocation" is 50% or more in register move overhead for typical functions. Enrichment transforms our table from a yes/no feasibility oracle into a cost-minimizing allocator.

5. **O(1) lookup replaces O(exp) solving.** For 90% of functions, register allocation reduces to a single hash table lookup. The remaining 10% are handled by fast backtracking (8%) and Z3 (2%). Total compilation-time allocation cost drops from 36 seconds to 50 milliseconds for a 645-function program.

15.2 The Dataset as Contribution

Beyond the algorithmic results, we release the complete dataset:

Dataset	Size (compressed)	Entries	Format
Feasibility table (<=6v)	312 MB (zstd)	83.6M shapes	Binary + index
Optimal assignments	487 MB (zstd)	37.6M feasible	Binary
Enrichment metrics	228 MB (zstd)	37.6M x 15 metrics	Binary

Dataset	Size (compressed)	Entries	Format
Infeasibility bitmap	4 MB	46.0M infeasible	Bitmap
Composition rules	12 MB	Cut-vertex decompositions	JSON

The dataset is available at `data/` in the repository, with format specifications in `data/README.md` and reader implementations in Python and Go.

15.3 Open Problems

Several important questions remain:

7+ variables. Our exhaustive enumeration covers up to 6 variables. The 7-variable space has approximately 10^9 shapes and would require weeks of GPU time. While 99.5% of real functions have 6 or fewer live variables at any point, complex loop bodies in optimizing compilers occasionally exceed this limit. Can we develop compositional techniques that handle 7+ variables without full enumeration?

EXX scheduling. Shadow register integration (Section 14) is currently handled heuristically in our pipeline. The optimal placement of EXX instructions is itself an optimization problem: when does the benefit of additional register pressure relief outweigh the cost of bank-switching? Formalizing this as part of the allocation table is an open challenge.

Register pair allocation. 16-bit operations require register pairs (BC, DE, HL). Our current enrichment scores pair alignment, but does not globally optimize for mixed 8-bit/16-bit code. A unified model that simultaneously optimizes 8-bit register assignments and 16-bit pair assignments would be valuable.

6502 and other targets. The 6502 processor (Apple II, Commodore 64, NES) has an even more constrained register file: just A, X, Y. Our approach could enumerate the entire 6502 allocation space trivially ($3! = 6$ assignments per shape). The challenge is the 6502's zero-page memory, which acts as 256 additional "registers" with varying access costs. Similarly, the 8080 (Z80's ancestor) and 8085 are natural targets.

Integration with instruction scheduling. Register allocation and instruction scheduling are interdependent: the schedule determines lifetimes, lifetimes determine interference, and interference determines allocation. Our current system treats allocation as a post-scheduling pass. Joint optimization remains

an open problem, though the O(1) allocation cost makes it feasible to explore multiple schedules and pick the one with the best allocation.

Peephole interaction. Our Z80 superoptimizer has found 739,000 peephole rewriting rules (len-2 to len-1). Some rewrites change register usage patterns, which in turn changes the interference graph. The interaction between peephole optimization and register allocation is not yet formalized.

Partial evaluation. When some variables have known constant values at compile time, the allocation problem simplifies. For example, `LD A, 0` (7T) versus `XOR A` (4T) – the latter is shorter but clobbers flags. A cost model that accounts for constant propagation opportunities could improve allocation quality further.

15.4 Closing Thoughts

The Z80 was designed in 1976 by Federico Faggin and Masatoshi Shima. It was intended to be programmed in assembly by human experts who would make allocation decisions by instinct and experience. Fifty years later, we can say with certainty what those experts always suspected: for most programs, there is one best allocation, and a sufficiently determined computer can find it.

The irony is not lost on us that solving register allocation for a 1976 processor required 2024-era GPUs with 10,000x the transistor count of the Z80 itself. But the result is permanent: the tables we computed will remain optimal as long as the Z80 instruction set exists. And given the Z80's remarkable longevity – still manufactured by Zilog (now Littelfuse), still powering millions of calculators, still inspiring new software – that may be a very long time indeed.

Appendix A: Notation and Terminology

Term	Definition
T-state	One clock cycle of the Z80 (250ns at 4MHz)
Interference graph	Undirected graph where edges connect simultaneously live variables
Shape	Isomorphism class of an interference graph with constraint annotations
Feasible	A shape that admits a valid 7-coloring (no spill needed)
Treewidth	Minimum width of a tree decomposition of a graph

Term	Definition
Enrichment	Adding operation-aware cost metrics to allocation decisions
Spill	Storing a variable in memory because no register is available
Clobber	Destroying a register's value as a side effect of an operation
SBC A, A	`SUB A, A` with borrow; produces 0x00 (C=0) or 0xFF (C=1)
EXX	Exchange BC/DE/HL with shadow registers BC'/DE'/HL'
WFC	Wave Function Collapse (constraint propagation technique)

Appendix B: Reproduction

To reproduce our results:

```
# Clone the repository
git clone https://github.com/oisee/z80-optimizer
cd z80-optimizer

# Build Go tools
CGO_ENABLED=0 ~/go/bin/go1.24.3 build ./...

# Run exhaustive enumeration (requires CUDA GPU)
nvcc -O3 -o cuda/z80_regalloc cuda/z80_regalloc.cu
./cuda/z80_regalloc --max-vars 6 --output data/regalloc_6v.bin

# Verify a sample (Go CPU)
CGO_ENABLED=0 ~/go/bin/go1.24.3 run ./cmd/regalloc-enum/ --verify --samp

# Build the lookup table
CGO_ENABLED=0 ~/go/bin/go1.24.3 run ./cmd/regalloc-enum/ --build-table -
```

Appendix C: Key Data Tables

C.1 Complete Phase Transition Data

Variables	Total Shapes	Feasible	Infeasible	Rate	Enumeration Time
2	2	1-2	0-1	95.9%	<1s
3	4	3-4	0-1	91.2%	<1s
4	156,506	123,483	33,023	78.9%	40s
5	17,366,874	11,767,539	5,599,335	67.7%	20min
6 (all)	66,118,738	25,720,471	40,398,267	38.9%	~6h
6 (tw<=3)	65,782,102	25,614,448	40,167,654	38.9%	(via composition)
6 (tw>=4)	336,636	106,023	230,613	31.5%	(GPU brute force)
Total	**83,641,124**	**37,611,499**	**46,029,625**	**45.0%**	**~6.5h**

C.2 Enrichment Statistics (6-Variable Feasible Shapes)

Metric	Percentage	Impact
Has A for hot variable	57%	-4-8T per ALU op when missing
Has HL for pointer	79%	-12T per memory op when missing
mul8-safe	7%	-21T per multiply when unsafe
DJNZ-safe (B free)	87%	-3T per loop iteration when B busy
Pair-aligned (u16 in pair)	72%	-8T per 16-bit op when misaligned
Call overhead <= 17T	61%	Smart save instead of full save
Call overhead <= 34T	93%	At most 2 pairs to save

C.3 Register Move Cost Matrix

From→To	A	B	C	D	E	H	L
A	-	4	4	4	4	4	4
B	4	-	4	4	4	4	4
C	4	4	-	4	4	4	4
D	4	4	4	-	4	4	4
E	4	4	4	4	-	4	4
H	4	4	4	4	4	-	4
L	4	4	4	4	4	4	-

All single `LD r, r'` moves cost 4T. The asymmetry arises from *ALU operations*, not moves: `ADD A, B` is 4T, but "add B to D" requires `LD A, D / ADD A, B / LD D, A` for 12T. The register holding the value determines the ALU cost, not the move cost.

Addendum: Production Compiler Corpus Validation (v2)

After the initial publication of enriched tables, the VIR backend team provided a corpus dump of 820 compiled functions from the Nanz and C89 test suites.

Corpus Statistics

Metric	Value
Total functions	820
Unique (shape, opBag) signatures	246
Functions 6v (enriched table hit)	648 (79%)
Functions 7-14v (GPU partition)	161 (20%)
Functions 15v+	11 (1%)
Functions with u16 variables	330 (40%)

Operation Distribution

Operation	Count	Percentage
move	819	34%
const	510	21%
call	308	13%
add	252	10%
cmp	223	9%
load	101	4%
store	87	4%
sub	44	2%
logic	42	2%
shift	34	1%
neg	11	0.5%
mul	**0**	**0%**

The most striking finding: **zero multiply operations** in 820 functions. On the Z80, multiplication is so expensive (~200T) that compilers universally avoid it, preferring shift-and-add decomposition or lookup tables.

move = 34% of all operations — this is precisely what register allocation optimizes. Every unnecessary `LD r,r'` costs 4T. Optimal allocation eliminates most of these.

GPU Partition Optimizer Results

For functions exceeding the enriched table coverage (>6 variables), the GPU partition optimizer finds optimal graph splits:

Variables	Search space	GPU time	Example
7v	3^7 = 2K	<1ms	test_apply_double: [3+2+2]v, 32T
10v	3^10 = 59K	<1ms	sum_array: [3+5+2]v, 164T
14v	3^14 = 4.8M	0.7s	filter_map_forEach: [4+4+6]v, 264T
19v	3^19 = 275B	7 min	test graph: [8+6+5]v, 272T
20v	4^20 = 1.1T	~30 min	running overnight

All 172 corpus functions with 7+ variables are within the 18v exhaustive range (practical limit: ~2 minutes on single GPU).

5-Level Pipeline Coverage

Level	Method	Corpus coverage	Time
0	Cut vertex decomposition	87% of shapes → free split	O(n)
1	Enriched table lookup (6v)	79% of functions	O(1)
2	EXX 2-coloring (dual bank)	70% bipartite	O(n)
3	GPU partition (7-18v)	20% of functions	<2 min
4	Z3 fallback (>18v)	<1%	<10s
Total	**Combined**	**99%+ optimal**	**91% in O(1)**

Comparison with SDCC 4.5.0

We compiled the same C89 functions with SDCC 4.5.0 (latest release, January 2025):

Function	SDCC 4.5.0	Our optimal	Overhead
abs_diff	7 instr	4 instr	+75%
mul3	4 instr (LD C,A;ADD;ADD)	3 instr	+33%
gray_encode	4 instr	3 instr (EXACT)	+33%
div10	CALL ___divuchar	3 instr inline (A×26»8)	library call!
is_digit	7 instr	7 instr	0% (SDCC 4.

SDCC uses a fixed calling convention and greedy allocator. Our per-function optimal allocation with enriched cost model eliminates the overhead.

Addendum: Multi-Platform GPU Infrastructure (v2)

The computations described in this paper are not tied to CUDA. We developed an ISA DSL (`pkg/gpugen/`) that compiles Z80 simulation kernels to four GPU backends from a single source definition:

Backend	Hardware	Compiler	Used for
CUDA	RTX 4060 Ti ×2, RTX 2070	nvcc	Primary search: 83.6M shapes, mul8/div8, partition optimizer
Vulkan	AMD RX 580 (RADV)	glslangValidator → SPIR-V	**gray_decode EXACT found here** (<1 second!)
Metal	Apple M2	xcrun -sdk metal	Cross-verification, Nanz→Metal compilation
OpenCL	AMD RX 580 (Mesa)	clBuildProgram	Cross-verification

The gray_decode EXACT solution (13 instructions) was discovered on the AMD RX 580 via Vulkan — not on NVIDIA CUDA. The key was not GPU speed but **search strategy**: a 5-operation pool instead of 13, enabling depth-13 search where CUDA at depth-12 with 13 ops only reached ±3 error.

ISA DSL

Instead of hand-writing CUDA/Vulkan/Metal/OpenCL kernels for each search, we define the Z80 instruction set once:

```
isa z80 {
    state { a:u8, f:u8, b:u8, c:u8, d:u8, e:u8, h:u8, l:u8, sp:u16 }

    op ADD_A_B { a = a + b; f = flags(a) }
    op LD_B_A  { b = a }
    op SRL_A   { carry = a & 1; a = a >> 1 }
    // ... 394 opcodes
}
```

`gpugen` compiles this to platform-specific kernel code. The same ISA definition produces correct Z80 simulation on NVIDIA, AMD, Apple, and Intel GPUs.

Three ISA definitions exist: `z80.isa` (394 opcodes, production), `6502.isa` (ready for brute-force), `sm83.isa` (Game Boy, ready).

Cross-Verification Results

All results were independently verified across platforms:

Dataset	CUDA (NVIDIA)	Vulkan (AMD)	Metal (Apple)	OpenCL (AMD)
mul8 ×10	5 ops, 20T	5 ops, 20T	5 ops, 20T	5 ops, 20T
Peephole 743K rules		—	—	—
Nanz double(x)	256/256	256/256	256/256	256/256
VIR fib/popcount/gcd	5120/5120	5120/5120	5120/5120	—

Total: **5 platforms, 4 APIs, 3 GPU vendors**, zero discrepancies.

Version 2.1. March 29, 2026. z80-optimizer project. Cross-verified on: CUDA (RTX 4060 Ti ×2, RTX 2070), Metal (M2), Vulkan (RX 580), OpenCL (RX 580). ISA DSL: single source → 4 GPU backends. ISA definitions: Z80, 6502, SM83 (Game Boy). Corpus: 820 functions from MinZ/Nanz + C89 compiler suite. Total GPU computation: ~15 hours across 5 devices. Enriched tables: 37.6M shapes, 78MB compressed. Available at github.com/oisee/z80-optimizer.