A case study in CUDA programming: Running a statistical test on a distribution of galaxies

Oskar Lappi, 37146

February 2020

Preface

This report is written for the 2019-2020 course *GPU Programming* at Åbo Akademi, organized by Jan Westerholm. The assignment is to write a CUDA program that calculates a test statistic on two distributions of coordinates. The coordinates happen to be galactic coordinates and the result may support the existence of dark matter in the universe, but this is not the object of study — the purpose of the assignment is to write an efficient program that runs on a GPU.

I chose to write a theoretical **Part I** so that I could better reason about the program and make educated decisions while designing it. Just jump straight to **part III** if you're familiar with CUDA and interested in the work and results.

The report is divided into four parts:

Part I describes the CUDA programming model.

Part II describes the assignment, the data to be processed, and the work that the program has to do.

Part III contains all the practical work: setup, design, listings, execution profiles, and results

Part IV my final thoughts and conclusions, I also list the rules of thumb that guided my design

Definitions

In this report, I often use CUDA as synonymous with the CUDA C++ language extensions. E.g. when I write "CUDA program" I refer to a program written in C++ with CUDA extensions. The report is written with CUDA Compute Capability 7.0 in mind.

Typographic conventions

- Terms and titles are in *italic* the first time they appear
- Text in a CUDA program appears like this
- Programs and command line options appear like this

Part I

The CUDA programming model

1 Dramatis personæ: The host and the device

The CUDA programming model is *heterogeneous*. This means the processors that a CUDA program runs on may have different architectures.

A CUDA program runs on one processor (the CPU), which is called the *host*. Coprocessors (typically GPUs) to the host are called *devices*. The host and device are physically and logically separate. They have separate symbol tables, they operate on separate instruction streams, they even have separate memory.

The host manages the execution and memory allocations of both execution contexts, it also has access to the operating system, unlike the device. The devices typically run the heaviest workloads in the program — the host holds the reins and the devices pull the cart.

1.1 Kernels

A program needs to explicitly start an execution on the device from host code. The segments of a CUDA program thus executed are defined as functions decorated with the execution space specifier. They are called *kernels*.

1.2 Asynchronous execution

The following are resource independent and can therefore run in parallel:

- Data transfers
- Kernel execution
- Host execution

To use this to our advantage, the CUDA programming model allows for organizing data transfers and kernels into *streams*. All operations within a stream are performed synchronously, but operations in separate streams are asynchronous and can execute in parallel.

1.3 Runtime of a typical CUDA program

A CUDA program begins its runtime on the host with a call to main, just like any other C++ program. The host copies memory from itself to the device, a kernel is launched on the device and, finally, data is copied back to the host.

2 Units of computation

2.1 Warp

A warp is a set of 32 threads (on modern NVIDIA GPUs), and it is the smallest batch of threads worth reasoning about.

Every thread in a warp is on an individual *warp lane*, an ID ranging from 0 to 31. The lane is the threads 1D index modulo 32. The 1D index is calculated as $z_i|X\times Y|+y_i|X|+x_i$.

Threads in a warp used to be run <u>simultaneously</u> on the GPU on a single multiprocessor, but they are now independent as of compute capability 7.0. Still, all threads in a warp occupy the multiprocessor at the same time, so they run in the same context.

Global memory operations within a warp are *coalesced*. For compute capability \geq 6.0, memory access will be grouped into 32-byte transactions. Even though L1-caching is enabled by default, transactions will still be units of 32 bytes.

2.2 Thread blocks

Threads are further grouped into 3D blocks. The dimensions of the block index are up to the programmer to decide (1D and 2D indexing spaces have a width of 1 for superfluous dimensions). Threads within a block are executed in nondeterministic order. All threads in a block are local to one multiprocessor. They can share memory through *shared memory*, and synchronize at low cost with __syncthreads() .

2.3 Grids

Blocks are further grouped into a grid. A block has a 3D index within a grid (just like threads do within blocks). Blocks within a grid are executed in nondeterministic order.

2.4 Cooperative groups

Since CUDA 9.0, threads can also be synchronized at other levels than thread blocks. A programmer can define a *cooperative group* of threads within or across thread blocks. The functionality is exposed in the header < cooperative_groups.h>.

We can create a cooperative groups out of blocks and grids:

- thread_block b = this_thread_block();
- grid_group g = this_grid();

Groups can be split into smaller groups of e.g. 8 with a call to:

thread_group tile = tiled_partition(b,8)

These structures offer a unified interface for synchronization and indexing of threads within a group. The interface of thread_group is fairly simple:

- sync() to synchronize the group
- thread_rank() gives a unique id within the group from 0 to size -1
- size() returns the size of the group

3 Physical memory layout

Device memory is either: *off-chip* or *on-chip*. Both physical memory spaces are on the device, but on-chip memory is on the same chip as the multiprocessors.

In addition to this split there are on-chip (per multiprocessor) caches that make reads quicker.

- Constant, read only cache
- Unified data cache (128KB for Volta), which holds
 - The L1 cache
 - Texture memory
 - Shared memory
- The L2 cache

4 Globally scoped memory

Device memory can be broadly categorized into two different classes:

- Dynamically allocated, globally scoped memory. Off-chip (but may be cached on-chip)
- Statically allocated, locally scoped memory. On-chip (except for local memory, which is mostly resgisters spilling off-chip)

Global memory is read write; constant and texture memory is read only. The programmer must explicitly allocate memory in the global, constant, and texture memory segments. Shared memory, registers, and local memory are statically determined at compile time.

4.1 Global memory

Global memory is the biggest chunk of memory available, accessible by all threads. It is also in the slowest category, cached in L2. It is used for loading the working data into and out of device memory.

4.1.1 Global memory access within a warp

4.2 Constant memory

Constant memory is cached on-chip in the *constant cache*, but will be read from off-chip memory. Constant memory is good when all threads in a warp access the same address in constant memory, because reads within a warp are coalesced. Such cases are arguments to kernels, and constants that can't be put in instructions, i.e. things the compiler does.

Constant memory reads are **at best** the same cost as register reads, and there is rather little of it available (some 64 kB), with an even smaller cache. Best to leave constant memory to the compiler.

4.3 Texture memory

The caching of texture memory in the *unified data cache* is 2D-spatially local. Texture memory can be preferrable to global memory when processing 2D-spatially local data. I did not consider using texture memory for this assignment.

5 Locally scoped memory

Memory within kernel or device functions are locally scoped, and have a lifetime limited by the lifetime of the scope. Unlike the persistent pointers allocated by globally scoped memory, these memory segments are on-chip (except for local memory, which is mapped to off-chip memory).

5.1 Single thread scope

All declared variables in a kernel or device function will be scoped to a single thread, unless they are declared __shared__ .

5.1.1 Registers

Registers are the fastest memory available, generally requiring <u>0 clock cycles</u> to access. Registers are partitioned among concurrent threads in a multiprocessor. The number of registers per thread can be controlled using the <u>-maxrregcount=N</u> option to <u>nvcc</u>, or the <u>__launch_bounds__()</u> qualifier. The register count per thread will limit the number of blocks per multiprocessor. An increase in blocks is good (because it minimizes warp latency), but more register use is better locally (because it's faster).

5.1.2 Local memory

Local memory is not locally situated, it is off chip. This means local memory is slower than other types of locally scoped memory.

Since this is true, local memory is only allocated in special cases. The compiler will attempt to use registers as much as it can, but in some cases, it will allocate to local (off-chip) memory:

- non-constant sized arrays will be put in local memory
- if there aren't enough registers left, variables will be put in local memory (*register spilling*)

Since this behaviour is implicit, and we want to minimize it, it is best to check. You can measure compiler allocation of local memory, as described in section 6.

5.2 Shared memory

Shared memory has to be explicitly declared by a programmer with the __shared__ decorator. Shared memory is grafted out of the on-chip *unified data cache* (CUDA refers to the proportion of shared memory in the UDC as the *carveout*). The remainder of the UDC is used as an L1 cache.

5.2.1 Bank conflicts

Shared memory is organized into banks, which can be simultaneously accessed. But access to a single bank by multiple theads will be serialized. There are 32 banks spread out, with each bank occupying a continuous 32- or 64-bit segment of memory at a time (this is configurable).

6 Checking and measuring memory use

6.1 From source code

The so called *address space predicate functions* can be used determine the memory space of a pointer. They all have the signature unsigned int ... (const void *ptr), replace ... with the name of the memory space you want to query:

- __isGlobal
- __isShared
- __isConstant
- __isLocal

6.2 From the compiler

nvcc reports the allocation of local memory, registers, shared memory, etc. when run using the _ptxas-options=-v .

7 Making things parallel

7.1 Atomic functions

CUDA provides functions for performing arithmetic and logical operations atomically. These operations are atomic because they lock the address being modified in the operation. These operations may be atomic on a block, device, or system level.

7.2 Warp level memory constructs

While not explicit, there is a warp level memory space consisting of the set registers used by warps. A program can perform operations on registers used by a warp using warp shuffle functions and warp matrix functions.

These operations use registers assigned accross warp lanes in a coordinated way.

T __shfl_up_sync(unsigned mask, T var, unsigned int delta)

will return the value of var in the lane with id delta less than the current lane id. Since registers are quicker than shared memory, this is a faster way to share memory accross a warp.

7.3 Overlap

As I described in section 1.2, host, kernels, and memcpy are asynchronous with regard to each other. If we have a lot of data transfer to do, we could interleave that with kernel runs. We can also interleave host and device operations, running them in parallel. To do this we have to use streams (and possibly pinned memory).

Part II

The problem

8 Background

The hypothesis of the existence of dark matter in the universe has been made because traditional astrophysical models do not explain all astrophysical observations. Therefore — the astrophysicists argue — there must be some unobserved and hitherto unobservable (or dark) quantities that cause the observed quantities in the universe to behave unlike the astrophysical models.

We are tasked with running a statistical test to support this claim, using empirically measured and randomly generated positions of galaxies

If the models and initial state are valid, the two data sets should be "similar". If not, then either the models are wrong, or the modeled state is incomplete. Since there is supporting evidence for the models being right, it's more likely that there is some quantities missing from the state. (This is my understanding of the logic of the argument)

So, what does the data look like, and what does "similar" mean?

9 Data

There are two data sets with 100 000 coordinates each. One contains real **D**ata, the other **R**andomly generated data. We call these the **D** and **R** data sets.

The program will have to load these from a file when the program is run. The data in both consists of galactic coordinates in the form of right ascension and declination.

The coordinates all lie within 90° of each other (which we will exploit).

10 The work

We will consider the cartesian products: $D \times D$, $R \times R$, and $D \times R$. For each set of pairs, we will calculate the angle between each pair and generate the histograms: **DD**,**RR**, **DR**. Each histogram should have a resolution of a quarter of a degree.

To test the hypothesis, we will calculate a test statistic, which is from (I believe) the Kolmogorov-Smirnov test.

The statistical test described above is calculated as:

$$\omega_i = (DD_i - 2DR_i + RR_i)/RR_i)$$

where DD;RR;DR are three histograms of the distributions of the angles between two sets. If the supremum of the absolute value of these ω_i is greater than, say, 0.5, this means that the distributions are dissimilar. (There is likely a more scientific limit than 0.5, but this was given in the slides).

The greater part of the work will be calculating the angles and histograms, calculating the test statistic is several orders of magnitude simpler. The natural division of work is that the device computes the angles, and the host the statistic.

Part III

Design, Implementation and validation

11 Overview

The overview of the program is as follows:

- 1. load data from files
- 2. transform into cartesian coordinates
- 3. move data to the GPU
- 4. calculate angles between pair of coordinates
- 5. increment the corresponding histogram bin for each angle
- 6. move data from the GPU
- 7. calculate the statistical measure

List item 4 and 5 on the above list are performed on the device, while the rest is done on the host.

11.1 Process

The design which I present is the third iteration. I had some trouble early on getting good performance out of the program, but I am satisfied with this version.

I used nvcc to compile the program, time to time the program, nvprof to profile. I tried to debug the kernel with cuda-gdb, but did not succeed (I got no symbols, even when compiling with -G). In order to profile host code, I used the NVIDIA Tools Extension Library to mark the host code for nvprof. I used make and git to organize my work on dione, which is where I eventually did all of my development. My makefile is on the next page. In the makefile there is a reference to a script — report_run.sh — that I used to collect information from SLURM. It is fairly trivial therefore not included.

```
CXX=/usr/local/cuda/bin/nvcc
CPPFLAGS=-Im -arch=compute_70 -code=sm_70, sm_72 -lineinfo
  --ptxas-options=-v -InvToolsExt
srun_flags=-p gpu -o log/out.log -e log/error.log
jobid_find=s/.*job \setminus ([[:digit:]]*\setminus) queued.*/\setminus 1/p
REAL=data/real/data_100k_arcmin.txt
FAKE=data/real/flat_100k_arcmin.txt
all: darkmatter
darkmatter: src/darkmatter.cu src/*.h
        $(CXX) $(CPPFLAGS) -o $@ src/darkmatter.cu
.PHONY: run
run: darkmatter
        @mkdir -p log
        $(eval PROG_ID=$(shell /bin/bash -c "srun $(srun_flags) $^
           (REAL) (FAKE) 2>&1 | tee /dev/tty | sed -n
            '$(jobid_find)'"))
        @./report_run.sh $(PROG_ID)
.PHONY: debug
debug: darkmatter
        @mkdir -p log
        srun -p gpu --- pty cuda-gdb --- args $^ $(REAL) $(FAKE)
.PHONY: time
time: darkmatter
        srun -p gpu --- pty time ./$^ $(REAL) $(FAKE)
.PHONY: prof
prof: darkmatter
        srun —p gpu ——pty nvprof ./$^ $(REAL) $(FAKE)
.PHONY: vprof
vprof: darkmatter
        srun -p gpu --- pty nvprof -f -o darkmatter.prof
           --cpu-profiling on ./$^ $(REAL) $(FAKE)
.PHONY : clean
clean:
        rm - f src/**/*.0
        rm - rf log
```

Listing 1: the project makefile

12 Analysis

12.1 What device is available to us

Using the cudaGetDeviceProperties function from the runtime API, we get the following information about a GPU partition on the SLURM cluster dione.utu.fi

Device Number: 0 Compute capability version: 7.0 Device name: Tesla V100-PCIE-16GB Memory Clock Rate (KHz): 877000 Memory Bus Width (bits): 4096 Peak Memory Bandwidth (GB/s): 898.048000 Total global memory: 16945512448 bytes Total constant memory: 65536 bytes L2 cache size: 6291456 bytes Warpsize: 32 32 bit regs per block: 65536 Shared memory per block: 49152 bytes Max #threads per block: 1024 Max block dims (in threads): 1024 x 1024 x 64 Max grid size: 2147483647 x 65535 x 65535 #Multiprocessors: 80 #Threads per multiprocessor: 2048 ECC: 1 Concurrent kernel support: Unified addressing: Memcpy/kernel concurrency support(asyncEngineCount): 7 Device 0 can access device 0's_memory_=_0 Device_0_can_access_device_1's memory = 1 Device 0 can access device 2's_memory_=_1 Device_0_can_access_device_3's memory = 1

12.2 Optimal numbers

These above numbers were very useful to me when I designed the program. Part of the design task becomes an exercise in arithmetic and basic number theory.

12.2.1 Histogram size

As I alluded to earlier, the maximum angle between two coordinates in the datasets was 90 degrees. This means our histograms need only $90 \cdot 4 = 360$ bins.

12.2.2 Block size

For each of the three histograms, we are calculating an angle for each pair in $Z_{10^5} \times Z_{10^5}$. $10^5 \mid 2^5$ and $10^{10} \mid 2^{10}$. This is good, since $2^{10} = 1024$ happens to be the maximum number of threads in a block. 2^{10} is a square, so our blocks will be 2D: 32 by 32. This can be used for an elegant mapping from memory to computation.

12.2.3 # of registers

There is a total of 65536 registers. We assign 1024 threads to each block. Each thread can therefore use at most 65536/1024 = 64 registers, and preferrably below 32, since this would allow us to pack 2 blocks into one multiprocessor (The maximum number of threads in a multiprocessor, 2048).

12.2.4 Grid size

There are 80 multiprocessors. Since each houses either one or two blocks (depending on register usage), the number of batches that the device will execute our blocks in will increase with every 80 or 160 blocks.

12.3 Memory

We can imagine the cartesian product of the two datasets as a 100 000 by 100 000 matrix. Since my blocks are 32 by 32, we can map the blocks to 32 by 32 submatrices of this matrix. A subset of threads fetch data from global memory. This means (for the case of one angle per thread) each block only has to fetch 64 values from global memory, and they can all be shared within the block to calculate 1024 results. This saves data transfer between off-chip global memory and on-chip shared memory. If each thread calculates more angles, this effect should be magnified even further, since the calculations as a function of the square of the amount of fetched data.

These results will be atomically added to a histogram within the block. And only then are the block level histogram added to a histogram in global memory. I've only used one histogram per block, but we could potentially use several histograms and divide them among the threads in the block (this would lead to fewer conflicts when adding atomically into shared memory). Histograms are fairly cheap, and the amount of shared memory left will depend on how many angles have been fetched. Since there is a power of two number of threads, it makes sense to have a power of two number of histograms.

12.4 Warp level

The most important thing on the warp level is that threads within a warp not diverge, as this can slow down the overall performance of the program.

Since the blocks are 32 by 32, the warp is identified by threadldx.y, and the lane by threadldx.x. If branching is based on the value of threadldx.y, or branches contain as many whole warps as possible, the situation is optimal.

13 Design and Implementation

To reiterate, the **host** is responsible for:

- Preprocessing
- The calculation of the statistic
- File I/O (trivial, not presented)
- Validation (not profiled, not presented)

Device code consists of a single kernel. The kernel both calculates angles and increments the corresponding bins. Each thread calculates one angle and increments one bin. The same kernel is run three times, with the arguments (D,D), (R,R), and (D,R).

I list the interesting parts of the program below. First definitions and host code, then device code.

13.1 Macros and definitions

```
#define GOOD_ENOUGH_PI 3.14159
#define ARCMIN_CONV_RATE 0.000291
#define RAD2DEG_CONV_RATE 57.296
#define RAD2QUARTDEG_CONV_RATE 229.184

#define BIN_DIM 360
#define SET_DIM 100000
```

```
typedef struct galactic_coordinate {
  float right_ascension;
  float declination;
} galactic_coordinate;

typedef struct cart_coordinate {
  float x;
  float y;
  float z;
} cart_coordinate;

typedef unsigned long long BIN_TYPE;
```

BIN_TYPE is typedef'd because I didn't want to type uint64_t or unsigned long long every time I refered to it. It also makes it easier to switch types, should the size of the dataset change.

13.2 Preprocessing

```
void preprocess_cart(
  galactic_coordinate coords_in[],
  cart_coordinate coords_out[],
  int n_coords)
{
  int i;
  for (i = 0; i < n_{coords}; i++) 
    float phi = coords_in[i].right_ascension*ARCMIN_CONV_RATE;
    float theta =
      GOOD_ENOUGH_PI/2 - coords_in[i].declination*ARCMIN_CONV_RATE;
    float sin_theta = sinf(theta);
    coords_out[i].x = sin_theta*cosf(phi);
    coords_out[i].y = sin_theta*sinf(phi);
    coords_out[i].z = cosf(theta);
 }
}
```

The preprocessing step transforms the coordinates from spherical coordinates to cartesian coordinates.

13.2.1 Calculating the statistic

13.3 The kernel

```
__global__ void calc_DR_bins(
 cart_coordinate *D,
 cart_coordinate *R,
 BIN_TYPE *bins)
  uint64_t t_id_in_block = threadIdx.y*blockDim.x+threadIdx.x;
  uint64_t x_angle_start = blockDim.x*blockIdx.x*ANGLE_PER_THREAD;
  uint64_t y_angle_start = blockDim.y*blockIdx.y*ANGLE_PER_THREAD;
  __shared__ uint32_t block_bins[BIN_DIM];
  __shared__ cart_coordinate shD[ANGLE_PER_THREAD*32];
  __shared__ cart_coordinate shR[ANGLE_PER_THREAD*32];
  if (threadIdx.y == 31)
    for (int i = threadIdx.x;
         i < 32*ANGLE_PER_THREAD && x_angle_start+i < SET_DIM;i+=32
     shD[i] = D[x_angle_start+i];
 else if (threadIdx.y == 30)
    for (int i = threadIdx.x;
         i < 32*ANGLE_PER_THREAD && y_angle_start+i < SET_DIM;i+=32
     shR[i] = R[y_angle_start+i];
 else if (t_id_in_block < BIN_DIM)
    block_bins[t_id_in_block] = 0;
  __syncthreads();
 for(int i = threadIdx.x;
      i < 32*ANGLE_PER_THREAD && x_angle_start+i < SET_DIM;i+=32){
    for(int j = threadIdx.y;
        j < 32*ANGLE_PER_THREAD && y_angle_start+j <
           SET_DIM; j += 32)
      uint16_t bin_id = (uint16_t) (
        acosf(
          shD[i].x*shR[j].x+
          shD[i].y*shR[j].y+
          shD[i].z*shR[i].z
        ) *RAD2QUARTDEG_CONV_RATE);
      bin_id = MIN(bin_id, 359);
      atomicAdd_block(&block_bins[bin_id],1);
 }}
  __syncthreads();
  if (t_id_in_block < BIN_DIM)
    atomicAdd(&bins[t_id_in_block], block_bins[t_id_in_block]);
```

13.3.1 Kernel reads

Reads are written to be optimally coalesced in warps (and for warps not to diverge). Only two warps read, since I don't know ahead of time how many angles per thread there are. Also, since the reads are conditioned on which warp a thread is in warps won't diverge. The condition for clearing a bin is not exactly warp-specific, there will be one warp with mixed branching, but the condition maps to as many whole warps as possible.

By changing the ANGLE_PER_THREAD constant, we can decide how many angles are run per thread. The constant dictates how many angles are $\underline{\text{fetched}}$ per thread, every thread actually $\underline{\text{calculates}}$ $\underline{ANGLE_PER_THREAD^2}$ angles.

13.3.2 Kernel calculations

Every thread block is mapped to a segment in the complete matrix of pairs $D \times R$ consisting of $ANGLE_PER_THREAD^2$ counts of 32×32 submatrices. And every thread maps to an angle in the same position in each submatrix. The coordinate in the submatrix is the threadldx.x for D and the threadldx.y for R.

13.3.3 Kernel writes

After the reading is done, every thread calculates its bins, and increments the thread blocks shared histogram. At the end, the same threads that zeroed the shared histogram will add the shared histogram to the histogram in global memory, one thread at a time.

13.4 The main function

```
int main(int argc, char *argv[]) {
  //... Allocations left out for legibility
 unsigned int grid_len
    =((3125)+ANGLE_PER_THREAD-1)/ANGLE_PER_THREAD;
 dim3 grid_dims(grid_len,grid_len);
 dim3 block_dims(32,32);
 cudaStream_t stream[2];
 for (int i = 0; i < 2; ++ i)
    cudaStreamCreate(&stream[i]);
  //Read one file
  galactic_coordinate *raw_coords =
    (galactic_coordinate *)
       calloc(SET_DIM, sizeof(galactic_coordinate));
  read_dataset(raw_coords, argv[1], SET_DIM);
  preprocess_cart(raw_coords, real_coords, SET_DIM);
  // ...
```

```
//...Start DD-calculation
cudaMemcpyAsync(
      d_real_coords , real_coords ,
      SET_DIM*sizeof(cart_coordinate),
      cudaMemcpyHostToDevice,
      stream [0]);
calc_DR_bins <<< grid_dims, block_dims, 0, stream[0]>>>
  (d_real_coords, d_real_coords, d_dd_bins);
//While the first kernel runs, read second file
read_dataset(raw_coords, argv[2], SET_DIM);
preprocess_cart(raw_coords, real_coords+SET_DIM, SET_DIM);
//and start the RR-calculation
cudaMemcpyAsync(
  d_fake_coords , real_coords + SET_DIM ,
  SET_DIM*sizeof(cart_coordinate),
  cudaMemcpyHostToDevice,
  stream [1]);
//Wait for transfer of R before running DR on stream 0 later
cudaStreamSynchronize(stream[1]);
calc_DR_bins <<< grid_dims, block_dims,0, stream[1]>>>
  (d_fake_coords, d_fake_coords, d_rr_bins);
//Finally, run the DR-calculation
calc_DR_bins <<< grid_dims, block_dims, 0, stream[0]>>>
  (d_real_coords, d_fake_coords, d_dr_bins);
//Copy over bins
cudaMemcpyAsync(h_dd_bins,d_dd_bins,
      BIN_DIM*sizeof(BIN_TYPE),
      cudaMemcpyDeviceToHost);
cudaMemcpyAsync(h_rr_bins,d_rr_bins,
      BIN_DIM*sizeof(BIN_TYPE),
      cudaMemcpyDeviceToHost);
cudaMemcpyAsync(h_dr_bins,d_dr_bins,
      BIN_DIM*sizeof(BIN_TYPE),
      cudaMemcpyDeviceToHost);
for (int i = 0; i < 2; ++i)
  cudaStreamDestroy(stream[i]);
// Calculate result
double kolm_smir[BIN_DIM];
calc_kolmogorov(kolm_smir, h_dr_bins, h_dd_bins, h_rr_bins);
write_kolmogorov("out/distribution.tsv",kolm_smir,BIN_DIM);
//...free() left out for legibility
```

Listing 2: The main function

14 Results

Here are the results of running the program, for every bin. The actual test statistic is the supremum of these numbers, 2.338. All the numbers above 0.5 are highlighted.

	0	1	2	3	4	5	6	7	8	9
00	2.338	1.736	1.415	1.214	1.086	1.001	0.937	0.884	0.846	0.811
10	0.776	0.747	0.717	0.686	0.657	0.636	0.618	0.600	0.579	0.564
20	0.551	0.540	0.531	0.525	0.518	0.507	0.495	0.482	0.475	0.467
30	0.452	0.432	0.416	0.407	0.398	0.390	0.382	0.381	0.379	0.379
40	0.373	0.364	0.349	0.330	0.317	0.313	0.305	0.299	0.293	0.282
50	0.269	0.256	0.245	0.234	0.231	0.222	0.209	0.204	0.194	0.185
60	0.176	0.172	0.167	0.154	0.136	0.123	0.119	0.115	0.106	0.098
70	0.093	0.092	0.089	0.092	0.094	0.091	0.087	0.079	0.068	0.064
80	0.063	0.060	0.055	0.050	0.045	0.041	0.037	0.036	0.035	0.036
90	0.038	0.037	0.031	0.029	0.027	0.021	0.016	0.015	0.009	0.009
100	0.013	0.013	0.014	0.017	0.020	0.024	0.025	0.022	0.019	0.018
110	0.017	0.016	0.020	0.025	0.027	0.025	0.024	0.021	0.017	0.016
120	0.009	0.008	0.006	0.003	-0.001	-0.001	-0.001	-0.005	-0.007	-0.007
130	-0.009	-0.012	-0.009	0.000	0.001	0.003	0.002	0.005	0.010	0.006
140	-0.004	-0.009	-0.014	-0.018	-0.022	-0.025	-0.031	-0.038	-0.049	-0.058
150	-0.065	-0.064	-0.065	-0.064	-0.068	-0.073	-0.077	-0.081	-0.084	-0.086
160	-0.091	-0.095	-0.093	-0.096	-0.100	-0.105	-0.106	-0.097	-0.088	-0.083
170	-0.084	-0.075	-0.067	-0.069	-0.064	-0.058	-0.054	-0.051	-0.051	-0.052
180	-0.052	-0.059	-0.065	-0.063	-0.060	-0.057	-0.059	-0.063	-0.075	-0.081
190	-0.081	-0.075	-0.075	-0.078	-0.084	-0.090	-0.092	-0.097	-0.105	-0.110
200	-0.112	-0.117	-0.123	-0.129	-0.129	-0.127	-0.127	-0.128	-0.126	-0.130
210	-0.137	-0.143	-0.147	-0.149	-0.154	-0.161	-0.164	-0.168	-0.168	-0.174
220	-0.180	-0.182	-0.183	-0.182	-0.186	-0.193	-0.195	-0.199	-0.201	-0.205
230	-0.208	-0.211	-0.211	-0.216	-0.211	-0.206	-0.207	-0.205	-0.205	-0.207
240	-0.208	-0.211	-0.215	-0.214	-0.210	-0.210	-0.209	-0.209	-0.211	-0.212
250	-0.216	-0.223	-0.219	-0.212	-0.212	-0.214	-0.216	-0.217	-0.215	-0.219
260	-0.221	-0.227	-0.230	-0.232	-0.231	-0.234	-0.235	-0.238	-0.236	-0.240
270	-0.245	-0.245	-0.249	-0.253	-0.248	-0.245	-0.237	-0.229	-0.225	-0.222
280	-0.223	-0.220	-0.216	-0.213	-0.207	-0.209	-0.214	-0.212	-0.209	-0.205
290	-0.199	-0.186	-0.177	-0.177	-0.176	-0.172	-0.168	-0.160	-0.143	-0.133
300	-0.129	-0.128	-0.129	-0.131	-0.130	-0.114	-0.085	-0.062	-0.044	-0.031
310	-0.022	-0.013	-0.005	0.007	0.011	0.014	0.014	0.008	-0.006	-0.017
320	-0.016	-0.015	-0.029	-0.037	-0.043	-0.054	-0.061	-0.075	-0.086	-0.097
330	-0.107	-0.090	-0.087	-0.085	-0.087	-0.081	-0.077	-0.074	-0.079	-0.068
340	-0.067	-0.086	-0.083	-0.069	-0.060	-0.073	-0.080	-0.111	-0.127	-0.117
350	-0.095	-0.104	-0.110	-0.154	-0.206	-0.193	-0.160	-0.126	-0.122	-0.044

15 Metrics

15.1 Compiler memory allocation

15.2 Timing

Unfortunately, timing with time is a little unreliable, I've noticed it depends greatly on the alloted CPU resources (CPU%). I think the profiles are more accurate, but I'm not sure.

Timing with time, angles_per_thread = 1:

```
0.37 user
0.53 system
0:00.99elapsed
91% CPU
```

angles_per_thread = 5:

```
0.18 user
0.40 system
0:00.64 elapsed
91% CPU
```

15.2.1 Profiles




Figure 1: Profile with angles_per_thread = 1



Figure 2: Profile with angles_per_thread = 5

The second version is faster by far, it appears that letting each thread do more work is better. Or perhaps the relieved pressure on the internal memory bus is causing the gain in performance. Here we can see how the host code (green) is interleaved with the kernels (blue). There is a tine amount of interleaving among the kernels themselves. I've added the host sections using the NVIDIA Tools Extension library.

Part IV

Conclusion

16 Discussion

I am happy with the results, the computation takes less than a second (\approx 640ms). I've learned a lot, I am now both a better CUDA and C/C++ programmer. I also understand the GPU mode of computation much better.

Optimizing the program was great fun, and I enjoyed competing against my peers in the course. As a result I am now much more proficient at profiling.

Some things I still wonder about:

- A significant portion of this is spent initializing the CUDA context ≈ 390ms! I wish I could speed this up somehow, but I suspect I can't.
- Even though I compiled the program for the sm_70 (and even sm_72 just to be sure) architectures, I found calls to JIT-compilers in the profiles, which take a substantial amount of time (several tens of ms). I don't understand this at all.

17 Rules of thumb and other lessons learned

- Preprocess data at the scale of the data, instead of processing it at the scale of the work later.
- Maximize occupancy by keeping warps "intact" (not divergent). Use warp boundaries as conditions for divergent behaviour.
- Load data from global memory to shared memory before working on it (if many threads in a block need the same data).

- In a kernel: load all data; synchronize; do work; synchronize; write all data.
- Allocate to pinned memory for faster data transfer (only ~1 MiB for this assignment, so did not see a significant effect).
- Don't parallelize too much, sometimes it's better to have fewer kernels doing more work.
- Interleave host and device computation as much as possible.
- There is an interesting dynamic when optimising heterogenous parallel code. If a synchronization depends on a procedure completing on both the host and the device, then optimising the faster procedure isn't worth it. You have to pull in the two parallel procedures in tandem, or one at a time, always optimizing the one which performs worse.
- Finally, gather as much data as you need to understand the optimisation problem. Testing different configurations help you develop an intuition for the dynamic at play.

18 Improvements

I threw most of what I had at the problem, but the kitchen sink still remains. In it we find the following missed opportunities.

- I could still write a calc_DD_bins kernel to use the fact that some angles are duplicate in the DD and RR histograms.
- I could try to use cudaMemPrefetchAsync or a pointer to the pinned host memory for asynchronous behaviour. However, since data transfers are cheap for this assignment, it would probably not make much of a difference.
- I could run the program on several devices and maybe tops double the speed of the kernel execution. This may however cause a longer initialization sequence, and may ultimately not be worth it.
- I could unroll the loops in the kernel, the condition for stopping isn't consistent across threads, so this would have to be done by hand.
- I could also try using more than one histogram to collect values in a thread block.