```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY Icd disp IS
        PORT (
                clk: IN std_logic; ----clock i/p
                lcd_rw : OUT std_logic; ---read&write control
                Icd e: OUT std logic; ----enable control
                lcd_rs : OUT std_logic; ----data or command control
        data: OUT std_logic_vector(7 DOWNTO 0)); ---data line
END lcd_disp;
ARCHITECTURE Behavioral OF lcd disp IS
        CONSTANT N: INTEGER:= 12;
        TYPE arr IS ARRAY (1 TO N) OF std_logic_vector(7 DOWNTO 0);
        CONSTANT datas: arr:=(X"38", X"0c", X"06", X"01", X"C0", X"50", x"41", x"42", x"43", x"44",
x"45", x"53"); --command AND data TO display
BEGIN
        lcd_rw <= '0'; ----lcd write</pre>
        PROCESS (clk)
        VARIABLE i: INTEGER := 0;
        VARIABLE j : INTEGER := 1;
        BEGIN
                IF clk'EVENT AND clk = '1' THEN
                        IF i <= 1000000 THEN
                                i := i + 1;
                                lcd e <= '1';
                                data <= datas(j)(7 DOWNTO 0);
                        ELSIF i > 1000000 AND i < 2000000 THEN
                                i := i + 1:
                                Icd e <= '0';
                        ELSIF i = 2000000 THEN
                                j := j + 1;
                                i := 0;
                        END IF;
                        IF j <= 5 THEN
                                lcd_rs <= '0'; ---command signal</pre>
                        ELSIF j > 5 THEN
                                lcd rs <= '1'; ----data signal</pre>
                        END IF;
                        IF j = 12 THEN ---repeated display of data
                                j := 5;
                        END IF;
                END IF;
        END PROCESS;
END Behavioral;
```

);

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY Ivd_tb IS
END lvd_tb;
ARCHITECTURE behavior OF Ivd_tb IS
  -- Component Declaration for the Unit Under Test (UUT)
  COMPONENT lcd_disp
  PORT(
    clk: IN std_logic;
    lcd_rw : OUT std_logic;
    lcd e:OUT std logic;
    lcd_rs : OUT std_logic;
    data: OUT std_logic_vector(7 downto 0)
    );
  END COMPONENT;
 --Inputs
 signal clk : std_logic := '0';
        --Outputs
 signal lcd_rw : std_logic;
 signal lcd_e : std_logic;
 signal lcd_rs: std_logic;
 signal data : std_logic_vector(7 downto 0);
 -- Clock period definitions
 constant clk_period : time := 10 ns;
BEGIN
        -- Instantiate the Unit Under Test (UUT)
 uut: lcd_disp PORT MAP (
     clk => clk,
     lcd_rw => lcd_rw,
     lcd_e => lcd_e,
     lcd_rs => lcd_rs,
     data => data
```



