

# FINAL PROJECT

Matrix Multiplication Circuit Design



Digital Design with HDL Y3859110 - Y3857872



#### **Table of Contents**

#### **TECHNICAL REPORT**

Q1. DATAPATH

Q2. MEMORY

Q3. CONTROL LOGIC

Q4. FINITE-STATE MACHINE

FSM Transition Diagram

State Descriptions for FSM

Output Assignments from 'Control Logic' to 'Datapath'

#### **VHDL Code**

**ROM A** 

**ROM B** 

MACC

**ACC REGISTER** 

**RAM** 

**DATAPATH** 

**CONTROL LOGIC** 

TOP LEVEL (MATRIX MULTIPLIER)

#### **MATRIX MULTIPLIER TESTBENCH**

**TESTBENCH PROCESS** 

Self-Checking Testbench Calculation

TESTBENCH VHDL CODE

#### **SCREENSHOTS OF MATRIX MULTIPLIER SIMULATION**

FIGURE 1 - GLOBAL AND INITIAL RESET

FIGURE 2 - FIRST COEFFICIENT

FIGURE 3 - CONTROL COMBINATIONAL LOGIC FOR DATAPATH (ADDRESS BUSES)

FIGURE 4 - DONE SIGNAL

FIGURE 5 - LAST COEFFICIENT

FIGURE 6 - RAM MEMORY OVERVIEW

FIGURE 7 - COMPLETE MATRIX COMPUTATION (TEST 1)

FIGURE 8 - USER RESET (TEST 2)

FIGURE 9 - MID-STATE RESET (TEST 3)

FIGURE 10 - "FREEZE" BEHAVIOUR (TEST 4)

FIGURE 11 - TCL CONSOLE LOG (TEST 1: COMPLETE MATRIX COMPUTATION)

FIGURE 12 - TCL CONSOLE LOG (TEST 2 & 3: RESET AND MID-STATE RESET)

FIGURE 13 - TCL CONSOLE LOG (TEST 4: "FREEZE" BEHAVIOUR)

#### **RTL COMPONENT STATISTICS**

## **Technical Report**

#### Q1. Datapath

The 'Datapath' acts on the instructions set by the 'Control Logic' and sends both data and addresses to the relevant memory components. As the system is parameterizable, the data width of the RAM and thus the coefficients of matrix 'C' must be adaptable to the operations performed by the MACC. In this case, the maximum width (in binary) of the coefficients is determined by the size of the two input matrices and by the data size of the input coefficients.

First, to find the maximum data width of the RAM we must first look at the largest magnitude number expressed by an N-bit number. For an unsigned number the largest magnitude for an N-bit number is  $2^N-1$ , however for a 2's complement signed number the largest magnitude is  $2^{N-1}$  as the MSB is expressed negatively. As the MACC first multiplies these two magnitudes, the resulting product is  $2^{(N-1)^2}$ , which due to the laws of powers can be expressed as  $2^{2(N-1)}$ . As the MACC sums together 'M' number of products for one coefficient result, the total magnitude is then multiplied by the natural number 'M'.

Expressing this total magnitude as a binary number, the magnitude must be expressed to a base-2 number, where the number of bits required can be calculated by finding the upper integer boundary of  $log_2$ , or by using the 'size' function from the 'DigEng' library package provided. Finally, again due to 2's complement, an extra bit is added to the size to offset the negative MSB when denoting the upper positive boundary, and thus the equation for the size of a coefficient is:

$$C = size(M \times (2^{2(data\_size-1)}) + 1)$$

[C = Data size of final calculated coefficient]

[M = Common size parameter of input matrices]

[data\_size = Data size of input coefficient]

#### Q2. Memory

The ROMs 'A' and 'B' both have a memory width of the constant 'data\_size', whereas the RAM has a memory width of  $size(M \times (2^{2(data\_size-1)}) + 1)$ , as derived in Q1.

The memory depths are specific to the size of each matrix. Respectively the data depths are:

$$Depth_{ROMA} = H \times M$$
  
 $Depth_{ROMB} = N \times M$   
 $Depth_{RAM} = H \times N$ 

The binary size of the address bus for each memory depth can be calculated by taking  $log_2(depth)$  of each component in order for the counters to increment through the address values. For the input matrices used in the ROMs, see the 'Testbench Process' heading.

#### Q3. Control Logic

The limit of the counters is set by the generics values M, N and H respectively to their corresponding counter. The counters consist of unsigned values incrementing by 1, from 0, with their relative 'count enable' signal - each counter vector length is the upper integer limit of  $log_2(M, N, H) - 1 \ downto \ 0'$ .

The addresses of ROM A, ROM B and the RAM are set by a function of these counter values, where the coefficient address for the matrix 'C' are set by H and N, whereas the address for ROM A and B are set be N and M, H and M respectively. For example when ' $Count_M$ ' is incremented, the address of ROM A increments by 1, whereas with ROM B, ' $Count_M$ ' increments by integer 'N'. This ensures that the row of one matrix is always paired with the column of the other as ' $Count_M$ ' increases, thus allowing the calculating of the each coefficient. The counter incriminations (count enable signals) are tied to the state-machine output assignments.

The combinational logic used for address generation are:

$$Addr_{ROM A} = (Count_H \times M) + Count_M$$
  
 $Addr_{ROM B} = (Count_M \times N) + Count_N$   
 $Addr_{RAM} = (Count_H \times N) + Count_N$ 


Beyond the global reset, each counter resets to '0' when the debounced user reset is pressed. The behaviour of each counter also wraps back round when the counter increments past their limit. Due to the operations of the 'IEEE.NUMERIC\_STD' package, when multiplying a vector by an integer the resize function is required in order to rescale the vector length of the combinational logic to match the length of the memory address bus. The length of each address bus is set by the memory depth of the component, or  $log_2(depth)$ .

#### Q4. Finite-State Machine

The state machine is designed in a specific order to ensure that the output is always defined. With this design, four states are used in a cyclic behaviour. The next coefficient value is always calculated before each 'nxt' button press and as a result only requires 'nxt' to be pressed to store, output and display the value. As a design choice, it is chosen that when the 'rst' button is pressed, the counters (and therefore the address buses) are initialised to '0' and the system returns to the 'CALC\_MACC' state, where the first coefficient is calculated again before becoming idle again. The system then moves to 'WAIT\_ST' and is idle until the next user input.

Furthermore, when the 'done' signal is high, the state transition is looped between 'WAIT\_ST' and 'STORE\_RAM' to "freeze" the system and prevent any more calculations. In this condition, each 'nxt' button press overwrites the final calculated value to the same address and the state machine returns to 'WAIT\_ST', causing a loop until the next user reset.

#### FSM Transition Diagram



# State Descriptions for FSM

State	Description					
CALC_MACC	In this state, 'M_en' and 'macc_en' are enabled. The two ROM units are loaded into the MACC and the multiply-accumulate action repeats until the coefficient is calculated, or when 'Count_M' reaches its maximum value. The state then moves to 'WAIT_ST'.					
WAIT_ST	In this state, all memories (including registers) are disabled and the system is idle. When the user presses 'nxt', the state moves to STORE_RAM.					
STORE_RAM	In this state, 'ram_en' is high, allowing the coefficient to be stored to the RAM. The register within the MACC resets ('rst_reg' is high) to prepare for the next coefficient calculation. 'Count_N' increments, unless all numbers have been computed (ELSE 'done = 1'), in which case the FSM returns to 'WAIT_ST'. If 'done = 0', the state moves on to COUNT_ADDR.					
COUNT_ADDR	In this state, 'Count_H' is checked by the condition 'Count_N' = (N - 1). If the condition is met, 'H_en' is enabled, incrementing by one, else it continues without enabling. It then proceeds back to CALC_MACC.					

# Output Assignments from 'Control Logic' to 'Datapath'

		Counters				
State	macc_en	ram_en	rst_reg	M_en	N_en	H_en
CALC_MACC	1	0	rst	1	0	0
WAIT_ST	0	0	rst	0	0	0
STORE_RAM	0	1	1	0	0	0
COUNT_ADDR	0	0	rst	0	1	'1' when: 'Count_N = (N - 1)'

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
            IEEE.NUMERIC_STD.ALL;
3
    USE
4
    USE
            work.DigEng.ALL;
5
6
    -- Asynchronous Read single-port ROM
7
        -- Memory Depth => (HxM)
8
         -- Memory Width => data size
9
        -- Data out signal is respectively Data A.
10
   ENTITY ROM A IS
11
        GENERIC (
12
13
             data size : NATURAL;
                : NATURAL;
: NATURAL
14
15
16
         );
17
18
         PORT (
            -- Address Input
19
20
            Addr : IN
                             UNSIGNED (log2(H * M) - 1 DOWNTO 0);
21
            -- Data Output
22
             Data out : OUT SIGNED (data size - 1 DOWNTO 0)
23
        );
24
25
   END ROM A;
26
27 ARCHITECTURE Behavioral OF ROM A IS
28
29
         TYPE rom type IS ARRAY (0 TO (H * M) - 1) OF SIGNED (data size - 1 DOWNTO 0);
30
             CONSTANT ROM Matrix: rom type := (
31
32
             -- Simple Computation
33
             0 => B"00001", 1 => B"00010", 2 => B"00011",
34
35
36
            -- Max positive value
37
                                     15
                    1.5
                                                     1.5
38
             3 => B"01111", 4 => B"01111", 5 => B"01111",
39
40
            -- Max negative value
41
                    -16
                                     -16
             6 => B"10000", 7 => B"10000", 8 => B"10000",
42
43
44
             -- Complex Computation
45
                                     -4
             9 => B"01011", 10 => B"11100", 11 => B"10111",
46
47
48
             -- Catch all
             OTHERS => B"00000"
49
50
             );
51
52
    BEGIN
53
54
    -- Asynchronous read
55
   Data_out <= ROM_Matrix(TO_INTEGER(Addr));</pre>
56
57
    END Behavioral;
```

```
ROM B
```

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
3
    USE
           IEEE.NUMERIC STD.ALL;
4
    USE
           work.DigEng.ALL;
5
6
    -- Asynchronous Read single-port ROM
7
        -- Memory Depth => (NxM)
8
        -- Memory Width => data size
9
        -- Data out signal is respectively Data B.
10
   ENTITY ROM B IS
11
        GENERIC (
12
13
            data size : NATURAL;
               : NATURAL;
14
15
                     : NATURAL
16
        );
17
18
        PORT (
           -- Address Input
19
20
            Addr : IN UNSIGNED (log2 (M * N) - 1 DOWNTO 0);
21
            -- Data Output
22
            Data out : OUT SIGNED (data size - 1 DOWNTO 0)
23
        );
24
25
    END ROM B;
26
    ARCHITECTURE Behavioral OF ROM B IS
27
28
29
    TYPE rom type IS ARRAY (0 TO (M * N) - 1) OF SIGNED (data size - 1 DOWNTO 0);
    CONSTANT ROM Matrix: rom type := (
30
31
32
    -- Simple Comp. Max +ve Values Max -ve Values Complex Comp. Force Zeros
33
    -- 1
                            15
                                          -16
                                                           3
    0 => B"00001", 1 => B"01111", 2 => B"10000", 3 => B"00011", 4 => B"00000",
34
35
        2
                            15
                                      -16
                                                          -14
                                                                          0
    5 => B"00010", 6 => B"01111", 7 => B"10000", 8 => B"10010", 9 => B"00000",
36
37
        3
                            15
                                           -16
                                                          2
38
    10 => B"00011", 11 => B"01111", 12 => B"10000", 13 => B"00010", 14 => B"00000",
39
40
    -- Catch all
41
    OTHERS => B"00000"
42
    );
43
44
    BEGIN
45
46
    -- Asynchronous read
47
    Data_out <= ROM_Matrix(TO_INTEGER(Addr));</pre>
48
49
    END Behavioral;
```

```
MACC
```

```
LIBRARY IEEE;
             IEEE.STD LOGIC 1164.ALL;
    USE
3
    USE
             IEEE.NUMERIC STD.ALL;
4
    USE
             work.DigEng.ALL;
6
    -- Multiply-Accumulate Unit (MACC) for Matrix Multiplication.
7
         -- Consists of a multiplier coupled with an adder.
         -- Calculates the product-sum of the matrix coefficient as
8
9
        -- 'Count M' cycles through.
         -- Computation is complete when 'Count M' reaches it's max value.
10
11
13
    ENTITY MACC IS
14
         GENERIC (
15
             data size : NATURAL;
16
                      : NATURAL
17
         );
18
19
        PORT (
20
                     : IN STD LOGIC;
             clk
21
             -- Control Inputs
22
             rst reg : IN STD LOGIC; -- Register reset
                      : IN STD LOGIC; -- MACC enable
23
24
             DataA in : IN SIGNED (data size - 1 DOWNTO 0); -- ROM A data input
25
             DataB in : IN SIGNED (data_size - 1 DOWNTO 0); -- ROM B data input
             -- MACC Data Output
26
27
            MACC out : OUT SIGNED (size(M*2**(2*(data size-1))) DOWNTO 0)
28
         );
29
30
   END MACC;
31
32
   ARCHITECTURE Behavioral OF MACC IS
33
34
         -- Register I/O
         SIGNAL ACC in : STD LOGIC VECTOR(size(M*2**(2*(data size-1))) DOWNTO 0);
3.5
36
         SIGNAL ACC out : STD LOGIC VECTOR(size(M*2**(2*(data size-1))) DOWNTO 0);
37
38
    BEGIN
39
40
    -- Parameterizable Register
41
   ACC reg: ENTITY work.param register
42
         GENERIC MAP (
43
             data size \Rightarrow size (M*2**(2*(data size-1))) + 1
44
45
         PORT MAP (
46
             clk
                      => clk,
47
             rst reg => rst reg,
48
                      => en,
             Data in => ACC in,
49
             Data_out => ACC_out
50
51
         );
52
53
     -- Product-Sum Operation
54
            <= STD_LOGIC_VECTOR((DataA_in * DataB_in) + SIGNED(ACC_out));</pre>
    ACC in
55
56
    MACC out <= SIGNED (ACC out);
57
58
    END Behavioral;
```

```
LIBRARY IEEE;
1
                                                                    ACC Register
2
          IEEE.STD LOGIC 1164.ALL;
3
4
    USE
            work.DigEng.ALL;
5
6
    -- N-bit D-Type flip flop with synchronous 'reset' and 'enable'.
7
        -- Used within the MACC to hold the products of coefficients for summing.
8
9
    ENTITY param register IS
        GENERIC (
10
11
            data size : NATURAL
12
        );
13
14
        PORT (
15
                    : IN STD LOGIC;
16
            -- Inputs
17
            rst_reg : IN STD_LOGIC; -- Register reset
                       : IN STD LOGIC; -- Register enable
18
            en
                     : IN STD LOGIC_VECTOR(data_size - 1 DOWNTO 0);
19
            Data in
20
            -- Output
            Data out : OUT STD_LOGIC_VECTOR(data_size - 1 DOWNTO 0)
21
22
        );
23
24
    END param register;
25
26
    ARCHITECTURE Behavioral OF param register IS
27
28
    BEGIN
29
30 Reg: PROCESS (clk)
31
        BEGIN
32
            IF (rising edge(clk)) THEN
33
                 IF (rst reg = '1') THEN
                    Data out <= (OTHERS => '0');
34
                 ELSIF (en = '1') THEN
35
36
                    Data_out <= Data_in;</pre>
37
                 END IF;
38
            END IF;
39
   END PROCESS Reg;
40
    END Behavioral;
41
```

```
LIBRARY IEEE;
1
             IEEE.STD LOGIC 1164.ALL;
 2
    USE
3
    USE
             IEEE.NUMERIC STD.ALL;
4
    USE
             work.DigEng.ALL;
5
6
    -- Synchronous Write / Asynchrounous Read (NxH)-bit single-port RAM
7
         -- Memory Depth => (NxH)
8
         -- Memory Width => size of Matrix out [see report documentation].
9
10
     -- Takes Data out from MACC after coefficient has been calculated.
11
12
    ENTITY RAM IS
13
         GENERIC (
             data_size : NATURAL;
14
15
                       : NATURAL;
                       : NATURAL;
16
             М
17
                       : NATURAL
             Ν
18
         );
19
20
        PORT (
21
                     : IN STD LOGIC;
           clk
22
          -- Inputs
23
          write en : IN STD LOGIC; -- RAM write enable
24
                     : IN UNSIGNED (log2(H*N) - 1 DOWNTO 0); -- RAM address
          Addr
25
          Data in
                   : IN SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0); -- MACC data in
26
          -- Output
27
                   : OUT SIGNED (size(M*2**(2*(data size-1))) DOWNTO 0)
          RAM out
28
         );
29
30
    END RAM;
31
32
   ARCHITECTURE Behavioral OF RAM IS
33
34
         -- Internal RAM signals
35
             -- Internal Address Signal:
36
                 -- Only changes when write en = '1' to prevent Data out as undefined.
37
         SIGNAL Addr_int : UNSIGNED (log2(H*N) - 1 downto 0);
38
            -- RAM Array: Sets up an internal array.
39
         TYPE ram_type IS ARRAY (0 TO (N * H) - 1) OF SIGNED(size(M*2**(2*(data_size-1)))
         DOWNTO ();
40
             SIGNAL ram_inst: ram_type;
41
42
    BEGIN
43
44
     -- Synchronous write (write enable signal)
45
    PROCESS (clk)
46
        BEGIN
47
             IF (rising_edge(clk)) THEN
48
                 IF (write en = '1') THEN
                     -- Writes 'Data_in' to memory array of index 'Addr'.
49
50
                     ram inst(TO INTEGER(Addr)) <= Data in;</pre>
51
                     -- Assigns new address input to internal address signal.
                     Addr int <= Addr;
52
                 END IF;
53
54
             END IF;
    END PROCESS;
55
56
57
     -- Asynchronous read
58
     RAM out <= ram inst(TO_INTEGER(Addr int));</pre>
```

59 60

**END** Behavioral;

```
LIBRARY IEEE;
 2
             IEEE.STD LOGIC 1164.ALL;
                                                                            Datapath
 3
    USE
             IEEE.NUMERIC STD.ALL;
4
    USE
             work.DigEng.ALL;
5
6
    -- Datapath for the Matrix Multiplier:
7
         -- Acts on the instructions sent by the control logic.
8
         -- Ties all data lines from all memory units (2xRom & 1xRAM)
9
            to the multiply-accumulate unit (MACC).
10
11
    ENTITY Datapath IS
         GENERIC (
12
13
             data size : NATURAL;
14
                        : NATURAL;
15
                        : NATURAL;
16
             Ν
                        : NATURAL
17
         );
18
19
         PORT (
20
                             : IN STD LOGIC;
             clk
21
             -- Control Inputs
22
            macc en : IN STD LOGIC; -- Enables data to the ACC register
                            : IN STD LOGIC; -- Enables RAM 'write en'
23
            ram en
                            : IN STD LOGIC; -- Resets ACC register
24
             rst reg
25
             Addr ROM A
                            : IN UNSIGNED (log2(H * M) - 1 DOWNTO 0); -- Address ROM A
            Addr ROM B
                             : IN UNSIGNED (log2(N * M) - 1 DOWNTO 0); -- Address ROM B
26
27
             Addr RAM
                            : IN UNSIGNED (log2(H * N) - 1 DOWNTO 0); -- Address RAM
28
             -- Matrix Product Output
29
             Matrix Product : OUT SIGNED (size(M*2**(2*(data size-1))) DOWNTO 0)
30
         );
31
32
    END Datapath;
33
34
    ARCHITECTURE Behavioral OF Datapath IS
35
36
         -- Internal Data Buses
37
         SIGNAL ROM_DataA : SIGNED (data_size - 1 DOWNTO 0);
         SIGNAL ROM_DataB : SIGNED (data_size - 1 DOWNTO 0);
38
39
         SIGNAL MACC out : SIGNED (size(M*2**(2*(data size-1))) DOWNTO 0);
40
41
    BEGIN
42
43
    -- ROM A
    MatrixA ROM: ENTITY work.ROM A
44
45
         GENERIC MAP (
46
             data size => data size,
47
             Η
                      => H,
                       => M
48
            Μ
49
50
         PORT MAP (
51
                      => Addr ROM A,
             Addr
52
             Data out => ROM DataA
53
         );
54
    -- ROM B
55
56
    MatrixB ROM: ENTITY work.ROM B
57
         GENERIC MAP (
58
             data_size => data_size,
59
                      => M,
60
                       => N
61
62
         PORT MAP (
63
             Addr
                      => Addr ROM B,
64
             Data out => ROM DataB
65
         );
66
67
    -- MACC
68
    MACC: ENTITY work.MACC
         GENERIC MAP (
69
             data size => data size,
70
71
                       => M
```

73

PORT MAP (

```
74
             clk => clk,
75
             rst_reg => rst_reg,
76
             en => macc en,
77
             DataA_in => ROM_DataA,
78
             DataB in => ROM DataB,
79
             MACC out => MACC out
80
         );
81
82
     -- RAM
83
    Matrix_RAM: ENTITY work.RAM
         GENERIC MAP (
84
             data_size => data_size,
85
                       => H,
=> M,
86
87
             Μ
88
             Ν
                       => N
89
90
         PORT MAP (
91
                       => clk,
             clk
             write en => ram en,
92
             Data_in => MACC_out,
Addr => Addr_RAM,
93
94
95
             RAM_out => Matrix_Product
96
         );
97
98
     END Behavioral;
```

```
LIBRARY IEEE;
                                                                      Control Logic
    USE IEEE.STD LOGIC 1164.ALL;
3
    USE
            IEEE.NUMERIC STD.ALL;
4
    USE
            work.DigEng.ALL;
6
    -- Control Logic for Matrix Multiplier:
7
         -- Sets the instructions to be sent to the Datapath.
8
         -- Contains finite-state-machine, parameter counters, and output assignments.
9
10
    ENTITY Control Logic IS
11
         GENERIC (
12
             data_size : NATURAL;
                    : NATURAL;
13
14
                        : NATURAL;
15
                        : NATURAL
16
         );
17
         PORT (
18
                   : IN
19
                                 STD LOGIC;
             clk
20
             -- User Inputs
            rst : IN nxt : IN
21
                                 STD LOGIC;
                                STD LOGIC;
22
23
            -- Control Outputs
24
            macc en : OUT STD LOGIC; -- MACC register enable
25
            rst reg
            rst_reg : OUT ram en : OUT
                                 STD LOGIC; -- MACC register reset
                                STD LOGIC; -- RAM write enable
27
             -- Address Outputs
28
              -- Size is computed using the log2 function.
29
             Addr ROM A : OUT UNSIGNED (log2(H * M) - 1 DOWNTO 0);
             Addr ROM B : OUT UNSIGNED (log2 (N * M) - 1 DOWNTO 0);
30
31
             Addr RAM : OUT UNSIGNED (log2(H * N) - 1 DOWNTO 0)
32
         );
33
34
    END Control Logic;
35
36
   ARCHITECTURE Behavioral OF Control Logic IS
37
38
         -- FSM State Definitions
39
         	extbf{TYPE} Control_states 	extbf{IS} (
40
             WAIT ST, -- Wait State: Wait and hold until 'nxt' signal.
41
             COUNT ADDR, -- Count Address: Sets the matrix to the next address.
             CALC_MACC, -- Calculate: MACC computation for product sum. STORE_RAM -- Store State: Stores data_out from MACC to RAM.
42
43
44
             );
45
46
         -- State Type Signals
47
         SIGNAL state, next state : Control states;
48
49
         -- Control Signals
50
         SIGNAL done : STD LOGIC; -- State "Freeze"
         SIGNAL M_en, H_en, N_en : STD_LOGIC; -- Counter enables
51
52
         -- Count Signals
53
54
         SIGNAL Count_M : UNSIGNED (log2(M) - 1 DOWNTO 0);
         SIGNAL Count H : UNSIGNED (log2(H) - 1 DOWNTO 0);
         SIGNAL Count N : UNSIGNED (log2(N) - 1 DOWNTO 0);
57
58
   BEGIN
59
60
     -- State Reset Process
61
        -- Resets FSM to state = CALC MACC to compute first coefficient.
62
   state rst: PROCESS (clk) IS
63
        BEGIN
             IF RISING_EDGE (clk) THEN
64
65
                 IF (rst = '1') THEN
66
                     state <= CALC MACC;</pre>
67
                 ELSE
68
                     state <= next_state;</pre>
69
                 END IF;
70
             END IF;
71
    END PROCESS state rst;
```

73

```
74
      -- Counter Entities
 75
          -- Counter Address M
 76 AddrM Counter: ENTITY work.Param_counter
 77
          GENERIC MAP (
               LIMIT => M )
 78
 79
          PORT MAP (
 80
              clk => clk,
 81
               rst => rst,
 82
               en => M en,
 83
               count out => Count M
 84
          );
 85
 86
          -- Counter Address H
 87
      AddrH Counter: ENTITY work. Param counter
 88
          GENERIC MAP (
              LIMIT => H )
 89
          PORT MAP (
 90
              clk => clk,
 91
 92
              rst => rst,
 93
              en => H en,
 94
               count out => Count H
 95
          );
 96
 97
          -- Counter Address N
    AddrN Counter: ENTITY work.Param_counter
 99
          GENERIC MAP (
100
              LIMIT => N )
101
          PORT MAP (
102
              clk => clk,
103
              rst => rst,
104
               en => N en,
105
               count out => Count N
106
          );
107
108
      -- Transition parameters between FSM states.
109
          -- Coefficient is calculated on each 'nxt' button press
110
          -- and freezes in 'WAIT ST' when matrix is complete.
111
     state transitions: PROCESS (state, nxt, Count M) IS
112
          BEGIN
113
               CASE state IS
114
                   WHEN WAIT ST =>
115
                       IF (nxt = '1') THEN
116
                           next_state <= STORE_RAM;</pre>
117
118
                           next state <= state;</pre>
119
                       END IF;
120
121
                   WHEN STORE RAM =>
                       IF (done = '0') THEN
122
123
                           next_state <= COUNT_ADDR;</pre>
                       ELSE -- ELSE IF done = 11', go back to WAIT_ST
124
125
                           next state <= WAIT ST;</pre>
126
                       END IF;
127
128
                   WHEN COUNT ADDR =>
129
                       next state <= CALC MACC;</pre>
130
131
                   WHEN CALC MACC =>
132
                       IF (Count M = M - 1) THEN
133
                           next state <= WAIT ST;</pre>
134
135
                           next state <= state;</pre>
136
                       END IF;
137
138
               END CASE;
139
      END PROCESS state transitions;
140
141
      -- OUTPUT ASSIGNMENTS
142
143
      -- M Counter Enable
144
      M en
              <=
                  '0' WHEN state = WAIT ST
                                                ELSE
145
                   '0' WHEN state = STORE RAM ELSE
146
                   '0' WHEN state = COUNT ADDR ELSE
```

```
'1' WHEN state = CALC MACC ELSE
147
148
                  'U';
149
150
     -- H Counter Enable
             -- Count H increments with Count N reaches limit.
151
152
             <= '0' WHEN state = WAIT ST ELSE
     H en
153
                  '0' WHEN state = STORE RAM ELSE
                  '1' WHEN state = COUNT_ADDR AND
154
                          Count_N = (N - 1) ELSE
155
                  '0' WHEN state = COUNT_ADDR AND
156
                          Count_N /= (N - 1) ELSE
157
                  '0' WHEN state = CALC MACC ELSE
158
159
                  'U';
160
161
      -- N Counter Enable
162
      N en <= '0' WHEN state = WAIT ST
                  '0' WHEN state = STORE RAM ELSE
163
164
                  '1' WHEN state = COUNT ADDR ELSE
                  '0' WHEN state = CALC_MACC ELSE
165
166
                  'U';
167
168
      -- Done/Freeze Signal
169
      -- Dependent on count limits of Count H and Count N.
170
     done \leftarrow '1' WHEN Count H = (H - 1) AND
                          Count_N = (N - 1) ELSE
171
                  101;
172
173
174
     -- MACC Calculation Enable
175
     macc en <= '0' WHEN state = WAIT ST
                  '0' WHEN state = STORE_RAM ELSE
176
                  '0' WHEN state = COUNT_ADDR ELSE
177
                  '1' WHEN state = CALC_MACC ELSE
178
179
180
181
    -- Register Reset
182
      -- On 'rst' button press and after computation is complete.
183
     rst reg <= rst WHEN state = WAIT ST ELSE
                 rst WHEN state = STORE RAM ELSE
184
185
                  '1' WHEN state = COUNT_ADDR ELSE
186
                  rst WHEN state = CALC MACC ELSE
187
188
189
     -- RAM Write Enable
190
     ram en <= '0' WHEN state = WAIT ST
                  '1' WHEN state = STORE_RAM ELSE
191
                  '0' WHEN state = COUNT_ADDR ELSE
192
                  '0' WHEN state = CALC_MACC ELSE
193
194
                  'U';
195
196
      -- Address Combinational Logic
     Addr_ROM_A <= RESIZE((Count_H * TO_UNSIGNED(M, log2(M))) + Count_M, log2(M * H));
197
      Addr ROM B <= RESIZE ((Count M * TO UNSIGNED (N, log2 (N))) + Count N, log2 (M * N));
198
     Addr RAM <= RESIZE((Count H * TO UNSIGNED(N, log2(N))) + Count N, log2(N * H));
199
200
201
      END Behavioral;
```

```
LIBRARY IEEE;
                                                                       Top Level
    USE IEEE.STD LOGIC 1164.ALL;
3
    USE
           IEEE.NUMERIC STD.ALL;
4
    USE
            WORK.DigEng.ALL;
6
    7
9
10
          11
    --
13
    __
15
    --
    -- Top Level Source for Matrix Multiplier:
17
            Inputs two matrices of sizes [HxM] and [MxN] and outputs
    ___
18
             the resulting matrix of size [HxN].
    __
19
            The next incremental coefficient product is displayed on
20
    __
            each user 'nxt' input.
21
            Component ties together the user inputs to the
22
    --
             Control Logic and Datapath.
23
24
    -- STD LOGIC signals are expressed as lower case
25
          while vector/bus signals are capitalized.
27
    ENTITY Matrix Multiplier IS
28
        GENERIC (
            data size : NATURAL := 5;
29
30
                     : NATURAL := 4;
31
                     : NATURAL := 3;
32
            Ν
                     : NATURAL := 5
33
        );
34
35
        PORT (
36
           -- Master Clock
37
            clk
                          : in STD LOGIC;
            -- User Inputs
38
39
                           : in STD LOGIC;
            rst.
40
                           : in STD LOGIC;
41
            -- Coefficient Output
42
            Matrix Product : out SIGNED (size(M*2**(2*(data size-1))) downto 0)
43
        );
44
45
    END Matrix Multiplier;
46
47
    ARCHITECTURE Behavioral OF Matrix Multiplier IS
48
49
        SIGNAL deb rst, deb nxt : STD LOGIC; -- Debounced "reset" and "next" signals.
        SIGNAL macc_en, ram_en, rst_reg : STD_LOGIC; -- Control/Datapath signal links.
50
        SIGNAL Addr ROM A : UNSIGNED (log2 (H * M) - 1 downto 0); -- Datapath ROM_A
51
        address.
52
        SIGNAL Addr ROM B : UNSIGNED (log2(M * N) - 1 downto 0); -- Datapath ROM B
        address.
5.3
        SIGNAL Addr RAM : UNSIGNED (log2(H * N) - 1 downto 0); -- Datapath RAM address.
55
    BEGIN
56
57
    -- Debouncer for 'RST' signal
58
    Rst Debouncer: ENTITY work. Debouncer
59
        PORT MAP (
60
            clk
                   => clk,
61
            Sig
                  => rst,
62
            Deb Sig => deb rst
63
        );
64
65
    -- Debouncer for 'NXT' signal
    Next_Debouncer: ENTITY work.Debouncer
66
67
        PORT MAP (
68
                   => clk,
            clk
                 => nxt,
            Siq
70
            Deb Sig => deb nxt
        );
```

```
72
 73
     -- Control Logic
 74
     Control Logic: ENTITY work. Control Logic
 75
          GENERIC MAP (
 76
               data size => data size,
 77
               Н
                         => H,
                          => M,
 78
              Μ
 79
              Ν
                           => N
 80
 81
          PORT MAP (
 82
                           => CLK,
               CLK
 83
               RST
                          => deb_rst,
                          => deb_nxt,
 84
              NXT
 85
              macc_en
                          => macc_en,
                        => ram_en,
=> rst_reg,
 86
              ram en
 87
              rst reg
              Addr_ROM_A => Addr_ROM_A,
Addr_ROM_B => Addr_ROM_B,
Addr_RAM => Addr_RAM
 88
89
 90
 91
          );
 92
     -- Datapath
 93
    Datapath: ENTITY work.Datapath
 94
 95
          GENERIC MAP (
 96
               data_size => data_size,
 97
                         => H,
                         => M,
 98
 99
                         => N
100
          PORT MAP (
101
102
                              => CLK,
              CLK
103
             macc en
                             => macc en,
                              => ram_en,
104
              ram en
105
                              => rst reg,
              rst reg
106
              Addr ROM A
                             => Addr ROM A,
                             => Addr_ROM_B,
=> Addr_RAM,
107
              Addr_ROM_B
108
              Addr_RAM
109
              Matrix Product => Matrix Product
110
          );
111
112
      END Behavioral;
```


### Matrix Multiplier Testbench

#### **Testbench Process**

The test process is designed to test the matrix multiplier in extreme cases of computation, but also to ensure correct operation generally. Our test methods include verifying (in order) a complete matrix computation, a user system reset when idle, a mid-calculation state reset, and a system "freeze" loop. Each test reports in the TCL Console whether it has failed or was successful and displays any relevant data needed to debug.

To ensure the self-checking testbench, the coefficient values on the bottom row are one higher than the true calculated values (coefficients 15 to 19). These coefficients will appear as errors within the TCL Console, however as long as the expected values are one higher than what is observed, the user can refer a correct computation and verify that the testbench is functioning correctly. The calculation and final resulting matrix which is verified in the self-checking testbench is shown below.

#### Self-Checking Testbench Calculation



```
LIBRARY IEEE;
                                                                            Testbench
     USE IEEE.STD LOGIC 1164.ALL;
3
     USE
            IEEE.NUMERIC STD.ALL;
4
     USE
             work.DigEng.ALL;
5
     ___
        6
7
8
9
     -- Self-Checking Testbench for Matrix Multiplier Project:
10
            Test method includes checking a test array of matrix outputs against
11
     __
              the output of the RAM.
13
            The 'VERIFY' process tests the functions of 'Reset', 'Next', 'Hold',
     __
              'Shift Left' and 'Shift Right'.
15
     -- Information on each function's tests are displayed in the TCL Console with
17
          any relevant data on failures.
18
19
     ENTITY Matrix Multiplier tb IS
20
21
     END Matrix Multiplier tb;
22
23
    ARCHITECTURE Behavioral OF Matrix Multiplier tb IS
24
25
         -- Generic/Constant Values
         CONSTANT data size : NATURAL := 5;
27
                              : NATURAL := 4;
         CONSTANT H
28
         CONSTANT M
                              : NATURAL := 3;
29
         CONSTANT N
                              : NATURAL := 5;
30
31
         -- Internal Signals
                 clk, rst, nxt : STD_LOGIC; -- Clock & user inputs
Matrix_Product : SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0);
32
         SIGNAL clk, rst, nxt
33
         SIGNAL
         -- Clock Period
34
35
         CONSTANT clk period
                                      : TIME := 10 \text{ ns};
36
37
38
         -- Test Vector Array
39
         TYPE Output_Test IS ARRAY (0 TO (H * N) - 1) OF SIGNED
         (size(M*2**(2*(data_size-1))) DOWNTO 0);
             SIGNAL Matrix_Test: Output_Test := (
41
                 -- Verify Computation of matrices A and B.
                 0 => (B"00000001110"), 1 => (B"00001011010"), 2 => (B"11110100000"),
                    => (B"11111101101"), 4 => (B"0000000000"),
                    => (B"00001011010"), 6 => (B"01010100011"), 7 => (B"10100110000"),
=> (B"11101111001"), 9 => (B"0000000000"),
43
                 10 => (B"11110100000"), 11 => (B"10100110000"), 12 => (B"01100000000"), 13 => (B"000100100000"), 14 => (B"00000000000"),
44
4.5
                 -- Verify Testbench (Expected outputs are 1 higher than observed outputs).
                 15 => (B"11111101001"), 16 => (B"11111100011"), 17 => (B"00000100001"),
46
                 18 => (B"00001001000"), 19 => (B"00000000001")
47
             );
48
49
     BEGIN
50
51
     -- Unit Under Test: Matrix Multiplier
     UUT: ENTITY work. Matrix Multiplier
53
         GENERIC MAP (
54
             data size => data size,
55
                       => H,
56
                       => M,
57
             Ν
                       => N
58
59
         PORT MAP (
60
             -- Master Clock
61
             clk
                             => clk,
62
             -- User Inputs
63
             rst
                            => rst,
64
                            => nxt,
             nxt
6.5
             -- Outputs
             Matrix Product => Matrix Product
67
         );
```

```
69
    -- Clock Process (Sequential)
 70
    clk process: PROCESS
 71
          BEGIN
 72
              clk <= '1';
 73
              WAIT FOR clk_period/2;
              clk <= '0';
 74
 75
              WAIT FOR clk period/2;
     END PROCESS;
 76
 77
 78
      -- Test Method (Sequential)
 79
      VERIFY: PROCESS
 80
          BEGIN
 81
              -- Global reset...
 82
              WAIT FOR 100 ns;
 83
 84
              -- Sync to falling edge.
 85
              WAIT UNTIL FALLING EDGE (clk);
 86
 87
              -- Set internal signals to '0'.
              rst <= '0';
 88
              nxt <= '0';
 89
 90
              WAIT FOR clk_period * 10;
 91
 92
              -- Reset toggle to initialise components.
 93
              rst <= '1';
              WAIT FOR clk period * 20;
 95
              rst <= '0';
 96
              WAIT FOR clk period * 20;
 97
 98
     -- TEST 1: TESTING COMPLETE MATRIX VALUES SIGNAL:
 99
              -- Verify matrix coefficient 'i' computation.
100
101
              FOR i IN Output Test'RANGE LOOP
102
103
                  nxt <= '1';
104
                  WAIT FOR clk period * 20;
105
106
                      -- Test Failed
107
                  ASSERT (Matrix_Test(i) = Matrix_Product)
108
                  REPORT "TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { "
                  & INTEGER'image(i) &
109
                  " }, Expected Output { " & INTEGER'image(TO_INTEGER(Matrix Test(i))) &
                  " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & "
110
                  } ""
111
                  SEVERITY error;
112
                      -- Test Successful
113
                  ASSERT (Matrix_Test(i) /= Matrix_Product)
                  REPORT "TEST 1: Computation Successful for Coefficient " &
114
                  INTEGER'image(i) & "!"
115
                  SEVERITY note;
116
                  nxt <= '0';
117
118
                  WAIT FOR clk period * 20; -- Wait period to imitate real user input.
119
              END LOOP;
120
121
122
      -- TEST 2: TESTING MACC REGISTER AND COUNTER ADDRESS RESET:
123
124
              -- Reset.
125
              rst <= '1';
126
              WAIT FOR clk_period * 20;
127
              rst <= '0';
128
              WAIT FOR clk period * 20;
129
130
              -- Check system returns to first coefficient.
131
              nxt <= '1';
132
              WAIT FOR clk_period * 20;
133
                  -- Test Failed
134
              ASSERT (Matrix_Test(0) = Matrix_Product)
135
              REPORT "TEST 2: *** MATRIX RESET FAILED *** =>" &
              " Expected Output { " & INTEGER'image(TO INTEGER(Matrix Test(0))) &
136
              " }, Observed Output { " & INTEGER'image(TO INTEGER(Matrix Product)) & " }"
137
138
              SEVERITY error;
```

```
139
                  -- Test Successful
140
             ASSERT (Matrix Test(0) /= Matrix Product)
              REPORT "TEST 2: Reset Successful!"
141
142
              SEVERITY note;
143
144
              nxt <= '0';
145
              WAIT FOR clk period * 20;
146
147
     -- TEST 3: TESTING MID-STATE CALCULATION RESET:
148
149
              -- Reset.
              rst <= '1';
150
151
              WAIT FOR clk_period * 20;
              rst <= '0';
153
              WAIT FOR clk period * 20;
154
155
              -- Verify first 5 matrix coefficient 'j' computation.
156
              FOR j IN 0 TO 4 LOOP
157
158
                  nxt <= '1';
159
                  WAIT FOR clk period * 20;
160
                      -- Test Failed
161
162
                  ASSERT (Matrix Test(j) = Matrix Product)
                  REPORT "TEST 3: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { "
163
                  & INTEGER'image(j) &
164
                  " }, Expected Output { " & INTEGER'image(TO INTEGER(Matrix Test(j))) &
                  " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & "
165
                  } ""
166
                  SEVERITY error;
167
                      -- Test Successful
168
                  ASSERT (Matrix Test(j) /= Matrix Product)
                  REPORT "TEST 3: Computation Successful for Coefficient " &
169
                  INTEGER'image(j) & "!"
                  SEVERITY note;
170
171
172
                  nxt <= '0';
                  WAIT FOR clk_period * 20; -- Wait period to imitate real input.
173
174
175
              END LOOP;
176
177
              -- Mid-state (CALC MACC) reset.
178
              nxt <= '1';
              WAIT FOR clk period * 4;
179
180
              rst <= '1';
181
              WAIT FOR clk period * 20;
182
              nxt <= '0';
183
              WAIT FOR clk_period * 20;
184
              rst <= '0';
185
186
              WAIT FOR clk period * 20;
187
188
              -- Check system returns to first coefficient.
189
              nxt <= '1';
              WAIT FOR clk period * 20;
190
191
                  -- Test Failed
192
              ASSERT (Matrix Test(0) = Matrix Product)
193
              REPORT "TEST 3: *** MATRIX MID-STATE RESET FAILED *** =>" &
194
              " Expected Output { " & INTEGER'image(TO INTEGER(Matrix Test(0))) &
              " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & " }"
195
196
              SEVERITY error;
197
                 -- Test Successful
              ASSERT (Matrix Test(0) /= Matrix Product)
198
              REPORT "TEST 3: Mid-State Reset Successful!"
199
200
              SEVERITY note;
2.01
202
             nxt <= '0';
203
              WAIT FOR clk_period * 20;
204
205
    -- TEST 4: TEST "FREEZE" BEHAVIOUR WHEN 'DONE' SIGNAL HIGH
206
207
              -- Reset.
              rst <= '1';
208
```

```
209
              WAIT FOR clk period * 20;
210
              rst <= '0';
211
              WAIT FOR clk period * 20;
212
213
              -- Verify all matrix coefficients.
214
              FOR k IN Output Test'RANGE LOOP
215
                  nxt <= '1';
216
217
                  WAIT FOR clk period * 20;
218
219
                      -- Test Failed
                  ASSERT (Matrix_Test(k) = Matrix_Product)
220
                  REPORT "TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { "
221
                  & INTEGER'image(k) &
                  " }, Expected Output { " & INTEGER'image(TO INTEGER(Matrix Test(k))) &
222
                  " }, Observed Output { " & INTEGER'image(TO INTEGER(Matrix Product)) & "
223
224
                  SEVERITY error;
225
                      -- Test Successful
226
                  ASSERT (Matrix Test(k) /= Matrix Product)
                  REPORT "TEST 4: Computation Successful for Coefficient " &
227
                  INTEGER'image(k) & "!"
228
                  SEVERITY note;
229
230
                  nxt <= '0';
231
                  WAIT FOR clk period * 20; -- Wait period to imitate real input.
232
233
              END LOOP;
234
              -- Verify 'Done' Signal
235
236
             nxt <= '1';
237
              WAIT FOR clk period * 20;
238
239
                  -- Test Failed (Coefficient '19' is 1 higher than true output, thus '- 1')
240
              ASSERT (TO INTEGER (Matrix Test (19) - 1) = TO INTEGER (Matrix Product))
              REPORT "TEST 4: *** MATRIX FREEZE FAILED *** => " &
241
242
              " Expected Output { " & INTEGER'image(TO_INTEGER(Matrix Test(19) - 1)) &
243
              " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & " }"
244
              SEVERITY error;
245
                 -- Test Successful
              ASSERT (TO_INTEGER (Matrix_Test(19) - 1) /= TO_INTEGER (Matrix_Product))
246
247
              REPORT "TEST 4: Freeze Behaviour Successful!"
248
              SEVERITY note;
249
250
              -- End Testing
              REPORT "*** TEST COMPLETE ***";
251
252
              WAIT; -- Wait forever...
253
254
    END PROCESS;
255
256
     END Behavioral;
```

# Screenshots of Matrix Multiplier Simulation

Figure 1 - Global and Initial Reset




Figure 2 - First Coefficient




Figure 3 - Control Combinational Logic for Datapath (Address Buses)




Figure 4 - Done Signal




Figure 5 - Last Coefficient




Figure 6 - RAM Memory Overview




Figure 7 - Complete Matrix Computation (TEST 1)



Figure 8 - User Reset (TEST 2)




Figure 9 - Mid-State Reset (TEST 3)




Figure 10 - "Freeze" Behaviour (TEST 4)




Figure 11 - TCL Console Log (TEST 1: Complete Matrix Computation)

```
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 2!
             Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 6!
            Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 7!
Note: TEST 1: Computation Successful for Coefficient 8!
             Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 10
Time: 4805 ns | Iveration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 11!

Time: 5205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 12!
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjec
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProjec
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProjec
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30
Time: 7205 ns Iteration: 0 Process: /Matrix Multiplier tb/VERIFY File: E:/Uni Year2 Labs/DDHDL/DDHDL Assignment/DDHDL FinalProjec
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71
Time: 8005 ns Iteration: 0 Process: /Matrix Multiplier tb/VERIFY File: E:/Uni Year2 Labs/DDHDL/DDHDL Assignment/DDHDL FinalProject
```

#### Figure 12 - TCL Console Log (TEST 2 & 3: Reset and Mid-State Reset)

```
Note: TEST 2: Reset Successful!

Time: 9205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/
Note: TEST 3: Computation Successful for Coefficient 0!

Time: 10005 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 1!

Time: 10405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 2!

Time: 10805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 3!

Time: 11205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 4!

Time: 11605 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Mid-State Reset Successful!

Time: 12645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
```

#### Figure 13 - TCL Console Log (TEST 4: "Freeze" Behaviour)

```
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 1!
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjections.
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 5!
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjections.
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjections | Time: 17045 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjections | Time: 17045 ns | Iteration: 0 | Process: /Matrix_Multiplier_tb/VERIFY | File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjections | Time: 17045 ns |
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProjections.
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns | Iteration: 0 | Process: /Matrix Multiplier tb/VERIFY | File: E:/Uni Year2 Labs/DDHDL/DDHDL Assignment/DDHDL FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns Iteration: 0 Process: /Matrix Multiplier tb/VERIFY File: E:/Uni Year2 Labs/DDHDL/DDHDL Assignment/DDHDL FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Freeze Behaviour Successful!
Time: 21445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
Note: *** TEST COMPLETE ***
Time: 21445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL_Assignment/DDHDL_FinalProject
```

# **RTL Component Statistics**

Start RTL Component Statistics

Detailed	RTL Compo	nen	t Info	:			
+Adde	cs:						
2	Input	3	Bit	Adders	:=	1	
2	Input	2	Bit	Adders	:=	2	
+Registers:							
		11	Bit	Registers	:=	1	
		5	Bit	Registers	:=	1	
		3	Bit	Registers	:=	1	
		2	Bit	Registers	:=	3	
		1	Bit	Registers	:=	6	
+RAMs	:						
		220	Bit	RAMs	:=	1	
+Muxes	s :						
12	Input	5	Bit	Muxes	:=	1	
15	Input	5	Bit	Muxes	:=	1	
2	Input	3	Bit	Muxes	:=	1	
2	Input	2	Bit	Muxes	:=	3	
4	Input	2	Bit	Muxes	:=	1	
5	Input	1	Bit	Muxes	:=	1	
2	Input	1	Bit	Muxes	:=	1	
4	Input	1	Bit	Muxes	:=	3	
3	Input	1	Bit	Muxes	:=	2	

Finished RTL Component Statistics