


FINAL PROJECT

Matrix Multiplication Circuit Design






Table of Contents

TECHNICAL REPORT

- Q1. DATAPATH
- Q2. MEMORY
- Q3. CONTROL LOGIC
- Q4. FINITE-STATE MACHINE
 - FSM Transition Diagram*
 - State Descriptions for FSM*
 - Output Assignments from 'Control Logic' to 'Datapath'*

VHDL Code

- ROM A
- ROM B
- MACC
- ACC REGISTER
- RAM
- DATAPATH
- CONTROL LOGIC
- TOP LEVEL (MATRIX MULTIPLIER)

MATRIX MULTIPLIER TESTBENCH

- TESTBENCH PROCESS
 - Self-Checking Testbench Calculation*
- TESTBENCH VHDL CODE

SCREENSHOTS OF MATRIX MULTIPLIER SIMULATION

- FIGURE 1 - GLOBAL AND INITIAL RESET
- FIGURE 2 - FIRST COEFFICIENT
- FIGURE 3 - CONTROL COMBINATIONAL LOGIC FOR DATAPATH (ADDRESS BUSES)
- FIGURE 4 - DONE SIGNAL
- FIGURE 5 - LAST COEFFICIENT
- FIGURE 6 - RAM MEMORY OVERVIEW
- FIGURE 7 - COMPLETE MATRIX COMPUTATION (TEST 1)
- FIGURE 8 - USER RESET (TEST 2)
- FIGURE 9 - MID-STATE RESET (TEST 3)
- FIGURE 10 - "FREEZE" BEHAVIOUR (TEST 4)
- FIGURE 11 - TCL CONSOLE LOG (TEST 1: COMPLETE MATRIX COMPUTATION)
- FIGURE 12 - TCL CONSOLE LOG (TEST 2 & 3: RESET AND MID-STATE RESET)
- FIGURE 13 - TCL CONSOLE LOG (TEST 4: "FREEZE" BEHAVIOUR)

RTL COMPONENT STATISTICS

Technical Report

Q1. Datapath

The 'Datapath' acts on the instructions set by the 'Control Logic' and sends both data and addresses to the relevant memory components. As the system is parameterizable, the data width of the RAM and thus the coefficients of matrix 'C' must be adaptable to the operations performed by the MACC. In this case, the maximum width (in binary) of the coefficients is determined by the size of the two input matrices and by the data size of the input coefficients.

First, to find the maximum data width of the RAM we must first look at the largest magnitude number expressed by an N-bit number. For an unsigned number the largest magnitude for an N-bit number is $2^N - 1$, however for a 2's complement signed number the largest magnitude is 2^{N-1} as the MSB is expressed negatively. As the MACC first multiplies these two magnitudes, the resulting product is $2^{(N-1)^2}$, which due to the laws of powers can be expressed as $2^{2(N-1)}$. As the MACC sums together 'M' number of products for one coefficient result, the total magnitude is then multiplied by the natural number 'M'.

Expressing this total magnitude as a binary number, the magnitude must be expressed to a base-2 number, where the number of bits required can be calculated by finding the upper integer boundary of \log_2 , or by using the 'size' function from the 'DigEng' library package provided. Finally, again due to 2's complement, an extra bit is added to the size to offset the negative MSB when denoting the upper positive boundary, and thus the equation for the size of a coefficient is:

$$C = \text{size}(M \times (2^{2(\text{data_size}-1)}) + 1)$$

[C = Data size of final calculated coefficient]

[M = Common size parameter of input matrices]

[data_size = Data size of input coefficient]

Q2. Memory

The ROMs 'A' and 'B' both have a memory width of the constant 'data_size', whereas the RAM has a memory width of $size(M \times (2^{2(data_size-1)} + 1))$, as derived in Q1.

The memory depths are specific to the size of each matrix. Respectively the data depths are:

$$\begin{aligned}Depth_{ROMA} &= H \times M \\Depth_{ROMB} &= N \times M \\Depth_{RAM} &= H \times N\end{aligned}$$

The binary size of the address bus for each memory depth can be calculated by taking $\log_2(depth)$ of each component in order for the counters to increment through the address values. For the input matrices used in the ROMs, see the 'Testbench Process' heading.

Q3. Control Logic

The limit of the counters is set by the generics values M, N and H respectively to their corresponding counter. The counters consist of unsigned values incrementing by 1, from 0, with their relative 'count enable' signal - each counter vector length is the upper integer limit of ' $\log_2(M, N, H) - 1$ down to 0'.

The addresses of ROM A, ROM B and the RAM are set by a function of these counter values, where the coefficient address for the matrix 'C' are set by H and N, whereas the address for ROM A and B are set by N and M, H and M respectively. For example when ' $Count_M$ ' is incremented, the address of ROM A increments by 1, whereas with ROM B, ' $Count_M$ ' increments by integer 'N'. This ensures that the row of one matrix is always paired with the column of the other as ' $Count_M$ ' increases, thus allowing the calculating of the each coefficient. The counter incriminations (count enable signals) are tied to the state-machine output assignments.

The combinational logic used for address generation are:

$$\begin{aligned}Addr_{ROMA} &= (Count_H \times M) + Count_M \\Addr_{ROMB} &= (Count_M \times N) + Count_N \\Addr_{RAM} &= (Count_H \times N) + Count_N\end{aligned}$$


Beyond the global reset, each counter resets to '0' when the debounced user reset is pressed. The behaviour of each counter also wraps back round when the counter increments past their limit. Due to the operations of the 'IEEE.NUMERIC_STD' package, when multiplying a vector by an integer the resize function is required in order to rescale the vector length of the combinational logic to match the length of the memory address bus. The length of each address bus is set by the memory depth of the component, or $\log_2(depth)$.

Q4. Finite-State Machine

The state machine is designed in a specific order to ensure that the output is always defined. With this design, four states are used in a cyclic behaviour. The next coefficient value is always calculated before each 'nxt' button press and as a result only requires 'nxt' to be pressed to store, output and display the value. As a design choice, it is chosen that when the 'rst' button is pressed, the counters (and therefore the address buses) are initialised to '0' and the system returns to the 'CALC_MACC' state, where the first coefficient is calculated again before becoming idle again. The system then moves to 'WAIT_ST' and is idle until the next user input.

Furthermore, when the 'done' signal is high, the state transition is looped between 'WAIT_ST' and 'STORE_RAM' to "freeze" the system and prevent any more calculations. In this condition, each 'nxt' button press overwrites the final calculated value to the same address and the state machine returns to 'WAIT_ST', causing a loop until the next user reset.

FSM Transition Diagram



State Descriptions for FSM

State	Description
CALC_MACC	In this state, 'M_en' and 'macc_en' are enabled. The two ROM units are loaded into the MACC and the multiply-accumulate action repeats until the coefficient is calculated, or when 'Count_M' reaches its maximum value. The state then moves to 'WAIT_ST'.
WAIT_ST	In this state, all memories (including registers) are disabled and the system is idle. When the user presses 'nxt', the state moves to STORE_RAM.
STORE_RAM	In this state, 'ram_en' is high, allowing the coefficient to be stored to the RAM. The register within the MACC resets ('rst_reg' is high) to prepare for the next coefficient calculation. 'Count_N' increments, unless all numbers have been computed (ELSE 'done = 1'), in which case the FSM returns to 'WAIT_ST'. If 'done = 0', the state moves on to COUNT_ADDR.
COUNT_ADDR	In this state, 'Count_H' is checked by the condition 'Count_N' = (N - 1). If the condition is met, 'H_en' is enabled, incrementing by one, else it continues without enabling. It then proceeds back to CALC_MACC.

Output Assignments from 'Control Logic' to 'Datapath'

State	macc_en	ram_en	rst_reg	Counters		
				M_en	N_en	H_en
CALC_MACC	1	0	rst	1	0	0
WAIT_ST	0	0	rst	0	0	0
STORE_RAM	0	1	1	0	0	0
COUNT_ADDR	0	0	rst	0	1	'1' when: 'Count_N = (N - 1)'

```

1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5
6  -- Asynchronous Read single-port ROM
7  -- Memory Depth => (HxM)
8  -- Memory Width => data_size
9  -- Data_out signal is respectively Data_A.
10
11 ENTITY ROM_A IS
12     GENERIC (
13         data_size : NATURAL;
14         H          : NATURAL;
15         M          : NATURAL
16     );
17
18     PORT (
19         -- Address Input
20         Addr      : IN    UNSIGNED (log2(H * M) - 1 DOWNTO 0);
21         -- Data Output
22         Data_out   : OUT    SIGNED (data_size - 1 DOWNTO 0)
23     );
24
25 END ROM_A;
26
27 ARCHITECTURE Behavioral OF ROM_A IS
28
29     TYPE rom_type IS ARRAY (0 TO (H * M) - 1) OF SIGNED(data_size - 1 DOWNTO 0);
30     CONSTANT ROM_Matrix: rom_type := (
31
32         -- Simple Computation
33         --           1           2           3
34         0 => B"00001", 1 => B"00010", 2 => B"00011",
35
36         -- Max positive value
37         --           15           15           15
38         3 => B"01111", 4 => B"01111", 5 => B"01111",
39
40         -- Max negative value
41         --           -16          -16          -16
42         6 => B"10000", 7 => B"10000", 8 => B"10000",
43
44         -- Complex Computation
45         --           11           -4           -9
46         9 => B"01011", 10 => B"11100", 11 => B"10111",
47
48         -- Catch all
49         OTHERS => B"00000"
50     );
51
52 BEGIN
53
54     -- Asynchronous read
55     Data_out <= ROM_Matrix(TO_INTEGER(Addr));
56
57 END Behavioral;

```

```

1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5
6  -- Asynchronous Read single-port ROM
7  -- Memory Depth => (NxM)
8  -- Memory Width => data_size
9  -- Data_out signal is respectively Data_B.
10
11  ENTITY ROM_B IS
12      GENERIC (
13          data_size : NATURAL;
14          M          : NATURAL;
15          N          : NATURAL
16      );
17
18      PORT (
19          -- Address Input
20          Addr      : IN    UNSIGNED (log2(M * N) - 1 DOWNTO 0);
21          -- Data Output
22          Data_out   : OUT    SIGNED (data_size - 1 DOWNTO 0)
23      );
24
25  END ROM_B;
26
27  ARCHITECTURE Behavioral OF ROM_B IS
28
29      TYPE rom_type IS ARRAY (0 TO (M * N) - 1) OF SIGNED(data_size - 1 DOWNTO 0);
30      CONSTANT ROM_Matrix: rom_type := (
31
32          -- Simple Comp.   Max +ve Values   Max -ve Values   Complex Comp.   Force Zeros
33          --      1              15              -16              3              0
34          0 => B"00001", 1 => B"01111", 2 => B"10000", 3 => B"00011", 4 => B"00000",
35          --      2              15              -16              -14             0
36          5 => B"00010", 6 => B"01111", 7 => B"10000", 8 => B"10010", 9 => B"00000",
37          --      3              15              -16              2              0
38          10 => B"00011", 11 => B"01111", 12 => B"10000", 13 => B"00010", 14 => B"00000",
39
40          -- Catch all
41          OTHERS => B"00000"
42      );
43
44  BEGIN
45
46      -- Asynchronous read
47      Data_out <= ROM_Matrix(TO_INTEGER(Addr));
48
49  END Behavioral;

```



```

1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5
6  -- Multiply-Accumulate Unit (MACC) for Matrix Multiplication.
7  -- Consists of a multiplier coupled with an adder.
8  -- Calculates the product-sum of the matrix coefficient as
9  -- 'Count_M' cycles through.
10 -- Computation is complete when 'Count_M' reaches it's max value.
11
12
13 ENTITY MACC IS
14     GENERIC (
15         data_size : NATURAL;
16         M          : NATURAL
17     );
18
19     PORT (
20         clk      : IN  STD_LOGIC;
21         -- Control Inputs
22         rst_reg  : IN  STD_LOGIC; -- Register reset
23         en       : IN  STD_LOGIC; -- MACC enable
24         DataA_in : IN  SIGNED (data_size - 1 DOWNTO 0); -- ROM A data input
25         DataB_in : IN  SIGNED (data_size - 1 DOWNTO 0); -- ROM B data input
26         -- MACC Data Output
27         MACC_out : OUT SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0)
28     );
29
30 END MACC;
31
32 ARCHITECTURE Behavioral OF MACC IS
33
34     -- Register I/O
35     SIGNAL ACC_in  : STD_LOGIC_VECTOR(size(M*2**(2*(data_size-1))) DOWNTO 0);
36     SIGNAL ACC_out : STD_LOGIC_VECTOR(size(M*2**(2*(data_size-1))) DOWNTO 0);
37
38 BEGIN
39
40     -- Parameterizable Register
41     ACC_reg: ENTITY work.param_register
42         GENERIC MAP (
43             data_size => size(M*2**(2*(data_size-1))) + 1
44         )
45         PORT MAP (
46             clk      => clk,
47             rst_reg  => rst_reg,
48             en       => en,
49             Data_in  => ACC_in,
50             Data_out => ACC_out
51         );
52
53     -- Product-Sum Operation
54     ACC_in  <= STD_LOGIC_VECTOR((DataA_in * DataB_in) + SIGNED(ACC_out));
55
56     MACC_out <= SIGNED(ACC_out);
57
58 END Behavioral;

```

ACC Register

```
1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3
4  USE      work.DigEng.ALL;
5
6  -- N-bit D-Type flip flop with synchronous 'reset' and 'enable'.
7  -- Used within the MACC to hold the products of coefficients for summing.
8
9  ENTITY param_register IS
10     GENERIC (
11         data_size : NATURAL
12     );
13
14     PORT (
15         clk          : IN  STD_LOGIC;
16         -- Inputs
17         rst_reg      : IN  STD_LOGIC; -- Register reset
18         en           : IN  STD_LOGIC; -- Register enable
19         Data_in      : IN  STD_LOGIC_VECTOR(data_size - 1 DOWNTO 0);
20         -- Output
21         Data_out     : OUT STD_LOGIC_VECTOR(data_size - 1 DOWNTO 0)
22     );
23
24 END param_register;
25
26 ARCHITECTURE Behavioral OF param_register IS
27
28 BEGIN
29
30 Reg: PROCESS (clk)
31     BEGIN
32         IF (rising_edge(clk)) THEN
33             IF (rst_reg = '1') THEN
34                 Data_out <= (OTHERS => '0');
35             ELSIF (en = '1') THEN
36                 Data_out <= Data_in;
37             END IF;
38         END IF;
39     END PROCESS Reg;
40
41 END Behavioral;
```

```

1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5
6  -- Synchronous Write / Asynchronous Read (NxH)-bit single-port RAM
7  -- Memory Depth => (NxH)
8  -- Memory Width => size of Matrix_out [see report documentation].
9
10 -- Takes Data_out from MACC after coefficient has been calculated.
11
12 ENTITY RAM IS
13     GENERIC (
14         data_size : NATURAL;
15         H          : NATURAL;
16         M          : NATURAL;
17         N          : NATURAL
18     );
19
20     PORT (
21         clk          : IN  STD_LOGIC;
22         -- Inputs
23         write_en     : IN  STD_LOGIC; -- RAM write enable
24         Addr         : IN  UNSIGNED (log2(H*N) - 1 DOWNTO 0); -- RAM address
25         Data_in      : IN  SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0); -- MACC data in
26         -- Output
27         RAM_out      : OUT SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0)
28     );
29
30 END RAM;
31
32 ARCHITECTURE Behavioral OF RAM IS
33
34     -- Internal RAM signals
35     -- Internal Address Signal:
36     -- Only changes when write_en = '1' to prevent Data_out as undefined.
37     SIGNAL Addr_int : UNSIGNED (log2(H*N) - 1 DOWNTO 0);
38     -- RAM Array: Sets up an internal array.
39     TYPE ram_type IS ARRAY (0 TO (N * H) - 1) OF SIGNED(size(M*2**(2*(data_size-1)))
40         DOWNTO 0);
41     SIGNAL ram_inst: ram_type;
42
43 BEGIN
44
45     -- Synchronous write (write enable signal)
46     PROCESS (clk)
47     BEGIN
48         IF (rising_edge(clk)) THEN
49             IF (write_en = '1') THEN
50                 -- Writes 'Data_in' to memory array of index 'Addr'.
51                 ram_inst(TO_INTEGER(Addr)) <= Data_in;
52                 -- Assigns new address input to internal address signal.
53                 Addr_int <= Addr;
54             END IF;
55         END IF;
56     END PROCESS;
57
58     -- Asynchronous read
59     RAM_out <= ram_inst(TO_INTEGER(Addr_int));
60
61 END Behavioral;

```

```

1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5
6  -- Datapath for the Matrix Multiplier:
7  -- Acts on the instructions sent by the control logic.
8  -- Ties all data lines from all memory units (2xRom & 1xRAM)
9  -- to the multiply-accumulate unit (MACC).
10
11 ENTITY Datapath IS
12     GENERIC (
13         data_size : NATURAL;
14         H          : NATURAL;
15         M          : NATURAL;
16         N          : NATURAL
17     );
18
19     PORT (
20         clk                : IN  STD_LOGIC;
21         -- Control Inputs
22         macc_en            : IN  STD_LOGIC; -- Enables data to the ACC register
23         ram_en            : IN  STD_LOGIC; -- Enables RAM 'write_en'
24         rst_reg           : IN  STD_LOGIC; -- Resets ACC register
25         Addr_ROM_A        : IN  UNSIGNED (log2(H * M) - 1 DOWNTO 0); -- Address ROM A
26         Addr_ROM_B        : IN  UNSIGNED (log2(N * M) - 1 DOWNTO 0); -- Address ROM B
27         Addr_RAM          : IN  UNSIGNED (log2(H * N) - 1 DOWNTO 0); -- Address RAM
28         -- Matrix Product Output
29         Matrix_Product     : OUT SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0)
30     );
31
32 END Datapath;
33
34 ARCHITECTURE Behavioral OF Datapath IS
35
36     -- Internal Data Buses
37     SIGNAL ROM_DataA : SIGNED (data_size - 1 DOWNTO 0);
38     SIGNAL ROM_DataB : SIGNED (data_size - 1 DOWNTO 0);
39     SIGNAL MACC_out   : SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0);
40
41 BEGIN
42
43     -- ROM A
44     MatrixA_ROM: ENTITY work.ROM_A
45         GENERIC MAP (
46             data_size => data_size,
47             H          => H,
48             M          => M
49         )
50         PORT MAP (
51             Addr      => Addr_ROM_A,
52             Data_out  => ROM_DataA
53         );
54
55     -- ROM B
56     MatrixB_ROM: ENTITY work.ROM_B
57         GENERIC MAP (
58             data_size => data_size,
59             M          => M,
60             N          => N
61         )
62         PORT MAP (
63             Addr      => Addr_ROM_B,
64             Data_out  => ROM_DataB
65         );
66
67     -- MACC
68     MACC: ENTITY work.MACC
69         GENERIC MAP (
70             data_size => data_size,
71             M          => M
72         )
73         PORT MAP (

```

```

74         clk      => clk,
75         rst_reg   => rst_reg,
76         en        => macc_en,
77         DataA_in  => ROM_DataA,
78         DataB_in  => ROM_DataB,
79         MACC_out  => MACC_out
80     );
81
82     -- RAM
83     Matrix_RAM: ENTITY work.RAM
84         GENERIC MAP (
85             data_size => data_size,
86             H          => H,
87             M          => M,
88             N          => N
89         )
90         PORT MAP (
91             clk      => clk,
92             write_en => ram_en,
93             Data_in  => MACC_out,
94             Addr     => Addr_RAM,
95             RAM_out  => Matrix_Product
96         );
97
98     END Behavioral;

```

Control Logic

```
1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5
6  -- Control Logic for Matrix Multiplier:
7  -- Sets the instructions to be sent to the Datapath.
8  -- Contains finite-state-machine, parameter counters, and output assignments.
9
10 ENTITY Control_Logic IS
11     GENERIC (
12         data_size : NATURAL;
13         H          : NATURAL;
14         M          : NATURAL;
15         N          : NATURAL
16     );
17
18     PORT (
19         clk      : IN    STD_LOGIC;
20         -- User Inputs
21         rst      : IN    STD_LOGIC;
22         nxt      : IN    STD_LOGIC;
23         -- Control Outputs
24         macc_en  : OUT   STD_LOGIC; -- MACC register enable
25         rst_reg  : OUT   STD_LOGIC; -- MACC register reset
26         ram_en   : OUT   STD_LOGIC; -- RAM write enable
27         -- Address Outputs
28         -- Size is computed using the log2 function.
29         Addr_ROM_A : OUT   UNSIGNED (log2(H * M) - 1 DOWNTO 0);
30         Addr_ROM_B : OUT   UNSIGNED (log2(N * M) - 1 DOWNTO 0);
31         Addr_RAM   : OUT   UNSIGNED (log2(H * N) - 1 DOWNTO 0)
32     );
33
34 END Control_Logic;
35
36 ARCHITECTURE Behavioral OF Control_Logic IS
37
38     -- FSM State Definitions
39     TYPE Control_states IS (
40         WAIT_ST,      -- Wait State: Wait and hold until 'nxt' signal.
41         COUNT_ADDR,   -- Count Address: Sets the matrix to the next address.
42         CALC_MACC,    -- Calculate: MACC computation for product sum.
43         STORE_RAM     -- Store State: Stores data_out from MACC to RAM.
44     );
45
46     -- State Type Signals
47     SIGNAL state, next_state : Control_states;
48
49     -- Control Signals
50     SIGNAL done : STD_LOGIC; -- State "Freeze"
51     SIGNAL M_en, H_en, N_en : STD_LOGIC; -- Counter enables
52
53     -- Count Signals
54     SIGNAL Count_M : UNSIGNED (log2(M) - 1 DOWNTO 0);
55     SIGNAL Count_H : UNSIGNED (log2(H) - 1 DOWNTO 0);
56     SIGNAL Count_N : UNSIGNED (log2(N) - 1 DOWNTO 0);
57
58 BEGIN
59
60     -- State Reset Process
61     -- Resets FSM to state = CALC_MACC to compute first coefficient.
62     state_rst: PROCESS (clk) IS
63     BEGIN
64         IF RISING_EDGE(clk) THEN
65             IF (rst = '1') THEN
66                 state <= CALC_MACC;
67             ELSE
68                 state <= next_state;
69             END IF;
70         END IF;
71     END PROCESS state_rst;
72
73
```

```

74  -- Counter Entities
75  -- Counter Address M
76  AddrM_Counter: ENTITY work.Param_counter
77      GENERIC MAP (
78          LIMIT => M )
79      PORT MAP (
80          clk => clk,
81          rst => rst,
82          en  => M_en,
83          count_out => Count_M
84      );
85
86  -- Counter Address H
87  AddrH_Counter: ENTITY work.Param_counter
88      GENERIC MAP (
89          LIMIT => H )
90      PORT MAP (
91          clk => clk,
92          rst => rst,
93          en  => H_en,
94          count_out => Count_H
95      );
96
97  -- Counter Address N
98  AddrN_Counter: ENTITY work.Param_counter
99      GENERIC MAP (
100          LIMIT => N )
101      PORT MAP (
102          clk => clk,
103          rst => rst,
104          en  => N_en,
105          count_out => Count_N
106      );
107
108  -- Transition parameters between FSM states.
109  -- Coefficient is calculated on each 'nxt' button press
110  -- and freezes in 'WAIT_ST' when matrix is complete.
111  state_transitions: PROCESS (state, nxt, Count_M) IS
112      BEGIN
113          CASE state IS
114              WHEN WAIT_ST =>
115                  IF (nxt = '1') THEN
116                      next_state <= STORE_RAM;
117                  ELSE
118                      next_state <= state;
119                  END IF;
120
121              WHEN STORE_RAM =>
122                  IF (done = '0') THEN
123                      next_state <= COUNT_ADDR;
124                  ELSE -- ELSE IF done = '1', go back to WAIT_ST
125                      next_state <= WAIT_ST;
126                  END IF;
127
128              WHEN COUNT_ADDR =>
129                  next_state <= CALC_MACC;
130
131              WHEN CALC_MACC =>
132                  IF (Count_M = M - 1) THEN
133                      next_state <= WAIT_ST;
134                  ELSE
135                      next_state <= state;
136                  END IF;
137
138          END CASE;
139  END PROCESS state_transitions;
140
141  -- OUTPUT ASSIGNMENTS
142
143  -- M_Counter Enable
144  M_en    <= '0' WHEN state = WAIT_ST    ELSE
145          '0' WHEN state = STORE_RAM    ELSE
146          '0' WHEN state = COUNT_ADDR    ELSE

```

```

147         '1' WHEN state = CALC_MACC ELSE
148         'U';
149
150 -- H_Counter Enable
151 -- Count_H increments with Count_N reaches limit.
152 H_en    <= '0' WHEN state = WAIT_ST ELSE
153         '0' WHEN state = STORE_RAM ELSE
154         '1' WHEN state = COUNT_ADDR AND
155         Count_N = (N - 1) ELSE
156         '0' WHEN state = COUNT_ADDR AND
157         Count_N /= (N - 1) ELSE
158         '0' WHEN state = CALC_MACC ELSE
159         'U';
160
161 -- N_Counter Enable
162 N_en    <= '0' WHEN state = WAIT_ST ELSE
163         '0' WHEN state = STORE_RAM ELSE
164         '1' WHEN state = COUNT_ADDR ELSE
165         '0' WHEN state = CALC_MACC ELSE
166         'U';
167
168 -- Done/Freeze Signal
169 -- Dependent on count limits of Count_H and Count_N.
170 done    <= '1' WHEN Count_H = (H - 1) AND
171         Count_N = (N - 1) ELSE
172         '0';
173
174 -- MACC Calculation Enable
175 macc_en <= '0' WHEN state = WAIT_ST ELSE
176         '0' WHEN state = STORE_RAM ELSE
177         '0' WHEN state = COUNT_ADDR ELSE
178         '1' WHEN state = CALC_MACC ELSE
179         'U';
180
181 -- Register Reset
182 -- On 'rst' button press and after computation is complete.
183 rst_reg <= rst WHEN state = WAIT_ST ELSE
184         rst WHEN state = STORE_RAM ELSE
185         '1' WHEN state = COUNT_ADDR ELSE
186         rst WHEN state = CALC_MACC ELSE
187         'U';
188
189 -- RAM Write Enable
190 ram_en  <= '0' WHEN state = WAIT_ST ELSE
191         '1' WHEN state = STORE_RAM ELSE
192         '0' WHEN state = COUNT_ADDR ELSE
193         '0' WHEN state = CALC_MACC ELSE
194         'U';
195
196 -- Address Combinational Logic
197 Addr_ROM_A <= RESIZE((Count_H * TO_UNSIGNED(M, log2(M))) + Count_M, log2(M * H));
198 Addr_ROM_B <= RESIZE((Count_M * TO_UNSIGNED(N, log2(N))) + Count_N, log2(M * N));
199 Addr_RAM   <= RESIZE((Count_H * TO_UNSIGNED(N, log2(N))) + Count_N, log2(N * H));
200
201 END Behavioral;

```



```

1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      WORK.DigEng.ALL;
5
6  --
7  --
8  --
9  --
10 --
11 --
12 --
13 --
14 --
15 --
16 -- Top Level Source for Matrix Multiplier:
17 --   Inputs two matrices of sizes [HxM] and [MxN] and outputs
18 --   the resulting matrix of size [HxN].
19 --   The next incremental coefficient product is displayed on
20 --   each user 'nxt' input.
21 --   Component ties together the user inputs to the
22 --   Control Logic and Datapath.
23 --
24 -- STD_LOGIC signals are expressed as lower case
25 --   while vector/bus signals are capitalized.
26
27 ENTITY Matrix_Multiplier IS
28     GENERIC (
29         data_size  : NATURAL := 5;
30         H          : NATURAL := 4;
31         M          : NATURAL := 3;
32         N          : NATURAL := 5
33     );
34
35     PORT (
36         -- Master Clock
37         clk          : in  STD_LOGIC;
38         -- User Inputs
39         rst          : in  STD_LOGIC;
40         nxt          : in  STD_LOGIC;
41         -- Coefficient Output
42         Matrix_Product : out SIGNED (size(M*2**(2*(data_size-1))) downto 0)
43     );
44
45 END Matrix_Multiplier;
46
47 ARCHITECTURE Behavioral OF Matrix_Multiplier IS
48
49     SIGNAL deb_rst, deb_nxt : STD_LOGIC; -- Debounced "reset" and "next" signals.
50     SIGNAL macc_en, ram_en, rst_reg : STD_LOGIC; -- Control/Datapath signal links.
51     SIGNAL Addr_ROM_A : UNSIGNED (log2(H * M) - 1 downto 0); -- Datapath ROM_A
52     SIGNAL Addr_ROM_B : UNSIGNED (log2(M * N) - 1 downto 0); -- Datapath ROM_B
53     SIGNAL Addr_RAM : UNSIGNED (log2(H * N) - 1 downto 0); -- Datapath RAM address.
54
55 BEGIN
56
57     -- Debouncer for 'RST' signal
58     Rst_Debouncer: ENTITY work.Debouncer
59     PORT MAP (
60         clk    => clk,
61         Sig    => rst,
62         Deb_Sig => deb_rst
63     );
64
65     -- Debouncer for 'NXT' signal
66     Next_Debouncer: ENTITY work.Debouncer
67     PORT MAP (
68         clk    => clk,
69         Sig    => nxt,
70         Deb_Sig => deb_nxt
71     );

```

```

72
73 -- Control Logic
74 Control_Logic: ENTITY work.Control_Logic
75     GENERIC MAP (
76         data_size => data_size,
77         H         => H,
78         M         => M,
79         N         => N
80     )
81     PORT MAP (
82         CLK         => CLK,
83         RST         => deb_rst,
84         NXT         => deb_nxt,
85         macc_en     => macc_en,
86         ram_en      => ram_en,
87         rst_reg     => rst_reg,
88         Addr_ROM_A  => Addr_ROM_A,
89         Addr_ROM_B  => Addr_ROM_B,
90         Addr_RAM    => Addr_RAM
91     );
92
93 -- Datapath
94 Datapath: ENTITY work.Datapath
95     GENERIC MAP (
96         data_size => data_size,
97         H         => H,
98         M         => M,
99         N         => N
100    )
101    PORT MAP (
102        CLK         => CLK,
103        macc_en     => macc_en,
104        ram_en      => ram_en,
105        rst_reg     => rst_reg,
106        Addr_ROM_A  => Addr_ROM_A,
107        Addr_ROM_B  => Addr_ROM_B,
108        Addr_RAM    => Addr_RAM,
109        Matrix_Product => Matrix_Product
110    );
111
112 END Behavioral;

```


Matrix Multiplier Testbench

Testbench Process

The test process is designed to test the matrix multiplier in extreme cases of computation, but also to ensure correct operation generally. Our test methods include verifying (in order) a complete matrix computation, a user system reset when idle, a mid-calculation state reset, and a system “freeze” loop. Each test reports in the TCL Console whether it has failed or was successful and displays any relevant data needed to debug.

To ensure the self-checking testbench, the coefficient values on the bottom row are one higher than the true calculated values (coefficients 15 to 19). These coefficients will appear as errors within the TCL Console, however as long as the expected values are one higher than what is observed, the user can refer a correct computation and verify that the testbench is functioning correctly. The calculation and final resulting matrix which is verified in the self-checking testbench is shown below.

Self-Checking Testbench Calculation



Testbench

```
1  LIBRARY IEEE;
2  USE      IEEE.STD_LOGIC_1164.ALL;
3  USE      IEEE.NUMERIC_STD.ALL;
4  USE      work.DigEng.ALL;
5  --
6  --
7  --
8  --
9  --
10 -- Self-Checking Testbench for Matrix Multiplier Project:
11 --   Test method includes checking a test array of matrix outputs against
12 --   the output of the RAM.
13 --   The 'VERIFY' process tests the functions of 'Reset', 'Next', 'Hold',
14 --   'Shift Left' and 'Shift Right'.
15 --
16 -- Information on each function's tests are displayed in the TCL Console with
17 -- any relevant data on failures.
18
19 ENTITY Matrix_Multiplier_tb IS
20
21 END Matrix_Multiplier_tb;
22
23 ARCHITECTURE Behavioral OF Matrix_Multiplier_tb IS
24
25     -- Generic/Constant Values
26     CONSTANT data_size      : NATURAL := 5;
27     CONSTANT H              : NATURAL := 4;
28     CONSTANT M              : NATURAL := 3;
29     CONSTANT N              : NATURAL := 5;
30
31     -- Internal Signals
32     SIGNAL    clk, rst, nxt      : STD_LOGIC; -- Clock & user inputs
33     SIGNAL    Matrix_Product     : SIGNED (size(M*2**(2*(data_size-1))) DOWNTO 0);
34     -- Clock Period
35     CONSTANT  clk_period        : TIME := 10 ns;
36
37
38     -- Test Vector Array
39     TYPE Output_Test IS ARRAY (0 TO (H * N) - 1) OF SIGNED
40     (size(M*2**(2*(data_size-1))) DOWNTO 0);
41     SIGNAL Matrix_Test: Output_Test := (
42         -- Verify Computation of matrices A and B.
43         0 => (B"000000001110"), 1 => (B"000010110101"), 2 => (B"11110100000"),
44         3 => (B"11111101101"), 4 => (B"000000000000"),
45         5 => (B"000010110101"), 6 => (B"01010100011"), 7 => (B"10100110000"),
46         8 => (B"11101111001"), 9 => (B"000000000000"),
47         10 => (B"111101000000"), 11 => (B"10100110000"), 12 => (B"011000000000"),
48         13 => (B"000100100000"), 14 => (B"000000000000"),
49         -- Verify Testbench (Expected outputs are 1 higher than observed outputs).
50         15 => (B"11111101001"), 16 => (B"11111100011"), 17 => (B"00000100001"),
51         18 => (B"00001001000"), 19 => (B"00000000001")
52     );
53
54 BEGIN
55
56     -- Unit Under Test: Matrix Multiplier
57     UUT: ENTITY work.Matrix_Multiplier
58     GENERIC MAP (
59         data_size => data_size,
60         H         => H,
61         M         => M,
62         N         => N
63     )
64     PORT MAP (
65         -- Master Clock
66         clk      => clk,
67         -- User Inputs
68         rst      => rst,
69         nxt      => nxt,
70         -- Outputs
71         Matrix_Product => Matrix_Product
72     );
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
```

```

69  -- Clock Process (Sequential)
70  clk_process: PROCESS
71      BEGIN
72          clk <= '1';
73          WAIT FOR clk_period/2;
74          clk <= '0';
75          WAIT FOR clk_period/2;
76  END PROCESS;
77
78  -- Test Method (Sequential)
79  VERIFY: PROCESS
80      BEGIN
81          -- Global reset...
82          WAIT FOR 100 ns;
83
84          -- Sync to falling edge.
85          WAIT UNTIL FALLING_EDGE(clk);
86
87          -- Set internal signals to '0'.
88          rst <= '0';
89          nxt <= '0';
90          WAIT FOR clk_period * 10;
91
92          -- Reset toggle to initialise components.
93          rst <= '1';
94          WAIT FOR clk_period * 20;
95          rst <= '0';
96          WAIT FOR clk_period * 20;
97
98  -- TEST 1: TESTING COMPLETE MATRIX VALUES SIGNAL:
99
100     -- Verify matrix coefficient 'i' computation.
101     FOR i IN Output_Test'RANGE LOOP
102
103         nxt <= '1';
104         WAIT FOR clk_period * 20;
105
106         -- Test Failed
107         ASSERT (Matrix_Test(i) = Matrix_Product)
108         REPORT "TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { "
109             & INTEGER'image(i) &
110             " }, Expected Output { " & INTEGER'image(TO_INTEGER(Matrix_Test(i))) &
111             " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & "
112             }"
113         SEVERITY error;
114         -- Test Successful
115         ASSERT (Matrix_Test(i) /= Matrix_Product)
116         REPORT "TEST 1: Computation Successful for Coefficient " &
117             INTEGER'image(i) & "!"
118         SEVERITY note;
119
120         nxt <= '0';
121         WAIT FOR clk_period * 20; -- Wait period to imitate real user input.
122     END LOOP;
123
124  -- TEST 2: TESTING MACC REGISTER AND COUNTER ADDRESS RESET:
125
126     -- Reset.
127     rst <= '1';
128     WAIT FOR clk_period * 20;
129     rst <= '0';
130     WAIT FOR clk_period * 20;
131
132     -- Check system returns to first coefficient.
133     nxt <= '1';
134     WAIT FOR clk_period * 20;
135     -- Test Failed
136     ASSERT (Matrix_Test(0) = Matrix_Product)
137     REPORT "TEST 2: *** MATRIX RESET FAILED *** =>" &
138         " Expected Output { " & INTEGER'image(TO_INTEGER(Matrix_Test(0))) &
139         " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & " }"
140     SEVERITY error;

```

```

139         -- Test Successful
140         ASSERT (Matrix_Test(0) /= Matrix_Product)
141         REPORT "TEST 2: Reset Successful!"
142         SEVERITY note;
143
144         nxt <= '0';
145         WAIT FOR clk_period * 20;
146
147     -- TEST 3: TESTING MID-STATE CALCULATION RESET:
148
149     -- Reset.
150     rst <= '1';
151     WAIT FOR clk_period * 20;
152     rst <= '0';
153     WAIT FOR clk_period * 20;
154
155     -- Verify first 5 matrix coefficient 'j' computation.
156     FOR j IN 0 TO 4 LOOP
157
158         nxt <= '1';
159         WAIT FOR clk_period * 20;
160
161         -- Test Failed
162         ASSERT (Matrix_Test(j) = Matrix_Product)
163         REPORT "TEST 3: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { "
164             & INTEGER'image(j) &
165             " }, Expected Output { " & INTEGER'image(TO_INTEGER(Matrix_Test(j))) &
166             " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & "
167             }"
168         SEVERITY error;
169         -- Test Successful
170         ASSERT (Matrix_Test(j) /= Matrix_Product)
171         REPORT "TEST 3: Computation Successful for Coefficient " &
172             INTEGER'image(j) & "!"
173         SEVERITY note;
174
175         nxt <= '0';
176         WAIT FOR clk_period * 20; -- Wait period to imitate real input.
177
178     END LOOP;
179
180     -- Mid-state (CALC_MACC) reset.
181     nxt <= '1';
182     WAIT FOR clk_period * 4;
183     rst <= '1';
184     WAIT FOR clk_period * 20;
185
186     nxt <= '0';
187     WAIT FOR clk_period * 20;
188     rst <= '0';
189     WAIT FOR clk_period * 20;
190
191     -- Check system returns to first coefficient.
192     nxt <= '1';
193     WAIT FOR clk_period * 20;
194     -- Test Failed
195     ASSERT (Matrix_Test(0) = Matrix_Product)
196     REPORT "TEST 3: *** MATRIX MID-STATE RESET FAILED *** =>" &
197         " Expected Output { " & INTEGER'image(TO_INTEGER(Matrix_Test(0))) &
198         " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & " }"
199     SEVERITY error;
200     -- Test Successful
201     ASSERT (Matrix_Test(0) /= Matrix_Product)
202     REPORT "TEST 3: Mid-State Reset Successful!"
203     SEVERITY note;
204
205     nxt <= '0';
206     WAIT FOR clk_period * 20;
207
208     -- TEST 4: TEST "FREEZE" BEHAVIOUR WHEN 'DONE' SIGNAL HIGH
209
210     -- Reset.
211     rst <= '1';

```

```

209     WAIT FOR clk_period * 20;
210     rst <= '0';
211     WAIT FOR clk_period * 20;
212
213     -- Verify all matrix coefficients.
214     FOR k IN Output_Test'RANGE LOOP
215
216         nxt <= '1';
217         WAIT FOR clk_period * 20;
218
219         -- Test Failed
220         ASSERT (Matrix_Test(k) = Matrix_Product)
221         REPORT "TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { "
222         & INTEGER'image(k) &
223         " }, Expected Output { " & INTEGER'image(TO_INTEGER(Matrix_Test(k))) &
224         " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & "
225         }"
226         SEVERITY error;
227         -- Test Successful
228         ASSERT (Matrix_Test(k) /= Matrix_Product)
229         REPORT "TEST 4: Computation Successful for Coefficient " &
230         INTEGER'image(k) & "!"
231         SEVERITY note;
232
233         nxt <= '0';
234         WAIT FOR clk_period * 20; -- Wait period to imitate real input.
235
236     END LOOP;
237
238     -- Verify 'Done' Signal
239     nxt <= '1';
240     WAIT FOR clk_period * 20;
241
242     -- Test Failed (Coefficient '19' is 1 higher than true output, thus '- 1')
243     ASSERT (TO_INTEGER(Matrix_Test(19) - 1) = TO_INTEGER(Matrix_Product))
244     REPORT "TEST 4: *** MATRIX FREEZE FAILED *** => " &
245     " Expected Output { " & INTEGER'image(TO_INTEGER(Matrix_Test(19) - 1)) &
246     " }, Observed Output { " & INTEGER'image(TO_INTEGER(Matrix_Product)) & " }"
247     SEVERITY error;
248     -- Test Successful
249     ASSERT (TO_INTEGER(Matrix_Test(19) - 1) /= TO_INTEGER(Matrix_Product))
250     REPORT "TEST 4: Freeze Behaviour Successful!"
251     SEVERITY note;
252
253     -- End Testing
254     REPORT "*** TEST COMPLETE ***";
255     WAIT; -- Wait forever...
256
257 END PROCESS;
258
259 END Behavioral;

```

Screenshots of Matrix Multiplier Simulation

Figure 1 - Global and Initial Reset




Figure 2 - First Coefficient




Figure 3 - Control Combinational Logic for Datapath (Address Buses)




Figure 4 - Done Signal




Figure 5 - Last Coefficient




Figure 6 - RAM Memory Overview




Figure 7 - Complete Matrix Computation (TEST 1)



Figure 8 - User Reset (TEST 2)




Figure 9 - Mid-State Reset (TEST 3)




Figure 10 - “Freeze” Behaviour (TEST 4)




Figure 11 - TCL Console Log (TEST 1: Complete Matrix Computation)

```
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Observed Output { -24 }
Time: 6805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Observed Output { -30 }
Time: 7205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Observed Output { 32 }
Time: 7605 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Observed Output { 71 }
Time: 8005 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Observed Output { 0 }
Time: 8405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
```

Figure 12 - TCL Console Log (TEST 2 & 3: Reset and Mid-State Reset)

```
Note: TEST 2: Reset Successful!
Time: 9205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
```

Figure 13 - TCL Console Log (TEST 4: "Freeze" Behaviour)

```
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Observed Output { -24 }
Time: 19445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Observed Output { -30 }
Time: 19845 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Observed Output { 32 }
Time: 20245 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Observed Output { 71 }
Time: 20645 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Observed Output { 0 }
Time: 21045 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: TEST 4: Freeze Behaviour Successful!
Time: 21445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
Note: *** TEST COMPLETE ***
Time: 21445 ns Iteration: 0 Process: /Matrix_Multiplier_tb/VERIFY File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
```

RTL Component Statistics

Start RTL Component Statistics

Detailed RTL Component Info :

+---Adders :

2 Input	3 Bit	Adders := 1
---------	-------	-------------

2 Input	2 Bit	Adders := 2
---------	-------	-------------

+---Registers :

11 Bit	Registers := 1
--------	----------------

5 Bit	Registers := 1
-------	----------------

3 Bit	Registers := 1
-------	----------------

2 Bit	Registers := 3
-------	----------------

1 Bit	Registers := 6
-------	----------------

+---RAMs :

220 Bit	RAMs := 1
---------	-----------

+---Muxes :

12 Input	5 Bit	Muxes := 1
----------	-------	------------

15 Input	5 Bit	Muxes := 1
----------	-------	------------

2 Input	3 Bit	Muxes := 1
---------	-------	------------

2 Input	2 Bit	Muxes := 3
---------	-------	------------

4 Input	2 Bit	Muxes := 1
---------	-------	------------

5 Input	1 Bit	Muxes := 1
---------	-------	------------

2 Input	1 Bit	Muxes := 1
---------	-------	------------

4 Input	1 Bit	Muxes := 3
---------	-------	------------

3 Input	1 Bit	Muxes := 2
---------	-------	------------

Finished RTL Component Statistics