
CSE 331/503

Computer Organization

Final Project – MiniMIPS Design

Okan Torun 1801042662 **NOTE**: register_block,data_memory ve instruction_memory dosyalarındaki dosya uzantılarını kişisel bilgisayarıma göre ayarladım,o uzantıları koymadan çalışmıyordu.

Datapath



The intructions of MiniMIPS are given in below table:

Instr	Opcode	Func
AND	0000	000
ADD	0000	001
SUB	0000	010
XOR	0000	011
NOR	0000	100
OR	0000	101
ADDI	0001	XXX
ANDI	0010	XXX
ORI	0011	XXX
NORI	0100	XXX
BEQ	0101	XXX
BNE	0110	XXX
SLTI	0111	XXX
LW	1000	XXX
SW	1001	XXX

Instruction Memory

In the instruction memory module, the instruction in the instruction file is retrieved according to the value of the program counter.

ALU Control Truth Table

ALO CONTION TIATH	rabie			
	ALVOP	Fune Field	Alvaction	Alu control
19.131	110	XXX	A:99:	000
J-)nd-1	01.1:	XXXX	and:::	11.0
:	1.1.1.	xxx	000	111
. Wooi.	001	×××	Noc · ·	101.
· / beq · ·	010:	***	Subtract	010
i bne · ·	010:	x xx : : :	subtract	010
:	10)	XXX	Set lesthan.	100
··· l.w ··	000	xxx 110.	all	.000
:: Sw::	:000 :	×××	add	.000
JA,J.	1.00	000	· and· · · ·	116
1 1/4/14	10.0.	001	ald::::	000
5vb	100	01.0	sub	010
Vixor: I	100.	011	:Xor::::	001
Nor :	100:	100	Noc	101
1o.r	100:	10.1	i.or	111

Alu src values were calculated according to boolean expression values.

Boolean expressions from table

```
//ALU ctr[0]
and a1(r1, func[1], func[0]);
and a2(r2,alu_op[0],alu_op[1],alu_op[2]);
and a3(r3,alu op not2,alu op not1,alu op[0]);
and a4(r13, func[2], func not1);
or a5(alu ctrl[0], r1, r2, r3, r13);
//ALU ctr[1]
and b1(r4, func not0, func not2);
and b2(r5, func[0], func[2]);
and b3(r6,alu op not0,alu op[1]);
and b4(r7,alu op[0],alu op[1],alu op[2]);
and b5(r8,alu op[0],alu op[1],alu op not2);
or b7(alu ctrl[1], r4, r5, r6, r7, r8);
//ALU ctr[2]
and c1(r10, func not0, func not1, func not2);
and c2(r11, func[0], func[2]);
and c3(r12, func not0, func not1, func[2]);
or c4(alu ctrl[2], r10, r11, r12, alu op[0]);
```

ALU control test result

```
# time= 0, alu op=110, function=110, alu ctr1=000
                                                     1)Addi
# time=20,alu_op=011,function=110,alu_ctrl=110
                                                     2)Andi
# time=40,alu_op=111,function=110,alu_ctrl=111
# time=60,alu_op=001,function=110,alu_ctrl=101
                                                     3)Ori
# time=80,alu_op=010,function=110,alu_ctrl=010
# time=100,alu_op=101,function=110,alu_ctrl=100
                                                     4)Nori
# time=120,alu_op=000,function=110,alu_ctrl=000
# time=140,alu_op=100,function=000,alu_ctrl=110
                                                     5)Beq/Bne
# time=160,alu_op=100,function=001,alu_ctrl=000
# time=180,alu_op=100,function=010,alu_ctrl=010
                                                     6)Slti
# time=200,alu_op=100,function=011,alu_ctrl=001
# time=220,alu_op=100,function=100,alu_ctrl=101
                                                     7)lw/sw
# time=240,alu_op=100,function=101,alu_ctrl=111
                                                     8)And
                                                     9)Add
                                                     10)Sub
                                                     11)Xor
                                                     12)Nor
                                                     13)Or
```

Register Data File

Register Block Test Results

**There are 256 memory blocks, each with a 32-bit address value in mem_memory file.

Data Memory File Before

Data Memory Test Results

^{**}Eight registers of 32 bits each are used.

Data Memory File After

If the MemToReg signal is not active, the value from the ALU passes through the mux and is written to the register.

Control Unit Test Results

All signals are obtained with the op_code entering the control unit and the results from it.

```
# time= 0.opcode= 0.reg_dest=1.alu_src=0.mem_to_reg=0.reg_write=1.mem_read=0.mem_write=0.branch=0.alu_op=000
# time=20.opcode= 1.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=000
# time=40.opcode= 2.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=110
# time=60.opcode= 3.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=111
# time=80.opcode= 4.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=101
# time=100.opcode= 5.reg_dest=0.alu_src=0.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=1.alu_op=101
# time=120.opcode= 6.reg_dest=0.alu_src=0.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=100
# time=140.opcode= 7.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=100
# time=160.opcode= 8.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=100
# time=180.opcode= 9.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.branch=0.alu_op=000
# time=180.opcode= 9.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=1.branch=0.alu_op=000
# time=180.opcode= 9.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=1.branch=0.alu_op=000
# time=180.opcode= 9.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=1.branch=0.alu_op=000
# time=180.opcode= 9.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=1.branch=0.alu_op=000
# time=180.opcode= 9.reg_dest=0.alu_src=1.mem_to_reg=0.reg_write=0.mem_read=0.mem_write=0.mem_read=0.mem_write=0.mem_read=0.mem_write=0.mem_read=0.mem_write=0.mem_read=0.mem_write=0.mem_read=0.mem_write=0.mem_read=0.mem_write=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem_read=0.mem
```

6)beq

7)bne

8)slti

9)lw

10)sw

Sign Extender Test Results

MiniMIPS Test Results

I processed all the instructions by increasing the program counter with 30 instructions in the instruction file.

```
00000000000000000000,write_data=0000000000000000000000000000000,branch=
0000000000000000000000000000000000,alu_result=000000000000
```