

## **AXP2101 Single Cell NVDC PMU with E-gauge**

#### 1. Features

- 3.9V–5.5V Input Operating Range and Support single Cell Battery
- Battery fuel gauge: Egauge 3.0
- Support TWSI(Two Wire Serial Interface) and RSB(Reduced Serial Bus)
- 100mA-1A Linear charger, CV accuracy +/-0.5%
- Single input to support USB input
- High battery discharge efficiency with 50 mohm battery discharge MOSFET up to 4A
- High integration includes all MOSFETS, current sensing and loop compensation
- Power off current <20uA (BATFET off, RTCLDO output on)</li>
- 4 DCDC

DCDC1:1.5~3.4V, IMAX=2A;

DCDC2: 0.5~1.2V, 1.22~1.54V, IMAX=2A

DCDC3: 0.5~1.2V, 1.22~1.54V, 1.6~3.4V, IMAX=2A

DCDC4:0.5~1.2V, 1.22~1.84V,IMAX=1.5A,for DDR;

11 LDOS

RTCLDO1~2: 1.8V/2.5V/3V/3.3V, 30mA; Support RTCLDO1 supplied by backup battery(button battery)

ALDO1~4: analog LDO,0.5~3.5V, 0.1V/step, IMAX=300mA,

ALDO3 AND ALDO4 are low noise LDO

 $BLDO1^{\sim}2: \quad analog \quad LDO, 0.5^{\sim}3.5 \text{V}, \quad 0.1 \text{V/step,} \\$ 

IMAX=300mA, high PSRR LDO

CPUSLDO: for CPUs, 0.5~1.4V, IMAX=30mA

DLDO1~2: analog LDO or power switch, 0.5~3.5V/

0.5~1.4V, IMAX=300mA

- startup sequence and default voltage of DCDC/LDO setting
- Protection

Input Over-Voltage Protection

Battery Thermistor Sense Hot/Cold Charge

Suspend

Programmable Safety Timer for Charger

Die Thermal Balance for Charger

Thermal Shutdown

DCDC Over-Voltage/Under-Voltage

protection

## 2. Applications

SDV, Car DVR, IPC, smart doorbell, smart speaker

### 3. Description

AXP2101 is a highly integrated power management IC(PMIC) targeting at single cell Li-battery(Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control.


AXP2101 supports Linear charge. Besides, it supports 15 channel power outputs which include 4 channel DC-DC and 11 channel LDO . To ensure the security and stability of the system, AXP2101 provides multiple channels 14-bit ADC for voltage/temperature monitor and integrates protection circuits such as over-voltage protection(OVP), over-current protection(OCP) and over-temperature protection(OTP). Moreover, AXP2101 features a unique E-Gauge<sup>TM</sup>(Fuel Gauge) system, making power gauge easy and exact.

AXP2101 supports TWSI and RSB for system to dynamically adjust output voltages, charge current and configurate interrupt condition.

#### **Device Information**

Part Number	Package	Body Size
AXP2101	QFN-40	5mm * 5mm

### **Simplified Application Diagram**





# 4. Revision History

Revision	Date	Description
V 0.1	April 28,2019	Initial version




### **Contents**

1. Features	1
2. Applications	1
3. Description	1
4. Revision History	2
5. Pin Configuration and Functions	4
6. Specifications	6
6.1 Absolute Maximum Ratings <sup>(1)</sup>	6
6.2 ESD Ratings	6
6.3 Recommended Operating Conditions	6
6.4 Thermal Information	6
7. Detail Description	7
7.1 Overview	7
7.3 Serial Interface Communication	9
7.4 Power Path	9
7.5 Power On/Off and reset	9
7.5.1 Power on reset(POR)	9
7.5.2 Power up from BAT	9
7.5.3 Power up from VBUS	9
7.5.4 System power on/off management	10
7.6 Multi-Power Outputs	13
7.7 Charger	14
7.7.1 Characteristics	14
7.7.2 Charging condition	14
7.7.3 Charging process	14
7.7.4 Charging protection	15
7.7.5 Charging indication	17
7.8 BATFET	18
7.9 RBFET	18
7.10 ADC	18
7.11 E-Gauge	18
7.12 IRQ /BACKUP	19
7.12.1 IRQ	19
7.12.2 BACKUP	19
8. Register	19
8.1 Register List	19
8.2 Register Description	21
10 Package and Ordering Information	48
10.1 Package Information	48
10.2 Marking information	48
10.3 Carrier	48
10.4 Storage	49
10.5 Baking	50
10. Reflow Profile	50



# 5. Pin Configuration and Functions



Pin Description

NO.	Pin Name	Туре	Description
1	CHGLED	AO	Charge status output to indicate various charger operation.
2	VREF	Р	Internal reference voltage
3	GND	Al	Analog ground for interrupt analog and digital circuits.
4	FB3	Р	DCDC3 feedback pin
5	LX3	Р	Inductor pin for DCDC3
6	VIN3	Р	DCDC3 input source
7	VIN4	Р	DCDC4 input souce
8	LX4	Р	Inductor pin for DCDC4
9	FB4	Р	DCDC4 feedback pin and Switch input source
10	CPULDOS	Р	Output pin of CPULDOS
11	DLDO2/DC4S W	DO	Output pin of DLDO2,and can be configured as the Output pin of DC4SW
12	BLDO1	Р	Output pin of BLDO1
13	BLDOIN	Р	BLDO input source
14	BLDO2	Р	Output pin of BLDO2



15	ALDO4	Р	Output pin of ALDO4
16	ALDO3	Р	Output pin of ALDO3
17	ALDOIN	Р	ALDO input source
18	ALDO1	Р	Output pin of ALDO1
19	ALDO2	Р	Output pin of ALDO2
20	DLDO1/DC1S	Р	Output pin of DLDO1, and can be configured as the Output pin
20	W	r	of DC1SW
21	FB1	Р	DCDC1 feedback pin
22	LX1	Р	Inductor pin for DCDC1
23	VIN1	Р	DCDC1 input source
24	VIN2	Р	DCDC2 input source
25	LX2	Р	Inductor pin for DCDC2
26	FB2	Al	DCDC2 feedback pin
27	VBackup	Р	input pin of backup battery
28	VRTC	Р	RTC power output
29	PWROK	DIO	Power good indication output
30	PWRON	DIO	Power On-Off key input,Internal 100k pull up to VINT
			Temperature qualification voltage input.
		Connect a negative temperature coefficient thermistor from TS	
24	TC	A.1	to GND.
31	TS	Al	A current source is injected to TS pin and convert TS voltage to
			a digital code. Charging suspends when TS pin is out of range.
			Besides, TS can be connected to external input signal.
32	GPIO1	DIO	Output pin of GPIO1 and can be configed to RTCLDO or
32	GPIOI	טוט	FB5 of DCDC5
			Battery connection point.
33	BAT	Р	The internal BATFET is connected between BAT and SYS.
			Connect a 1uF capacitor closely to the BAT pin.
			System connection point.
			The internal BATFET is connected between BAT and SYS. When
34	VSYS	Р	the battery falls below the minimum system voltage,
			switch-mode converter keeps SYS above the minimum system
			voltage. Connect two 22uF capacitors closely to the SYS pin.
35	SW	Р	Inductor pin for buck
36	VMID	Р	VMID Power output
37	VBUS	Р	Vbus input
			Open-drain interrupt Output.
38	IRO	DIO	Connect the IRQ to a logic rail via a 4.7k $\Omega$ resistor. The IRQ pin
30	IRQ	DIO	sends a low level signal to host to report charger device status
			and fault.
39	SCK	DI	Data pin for serial interface, need a 2.2KΩ Pull High.
40	SDA	DIO	Clock pin for serial interface, need a 2.2KΩ Pull High.
EP	EP	GND	Exposed Pad, need to be connected to system ground



## 6. Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range(unless otherwise noted)

SYMBOL	BOL DESCRIPTION		MAX	UNIT
VBUS		-0.3	12	V
Others pin (exp vbus,pgnd,	Valta as variable value at the CND	-0.3	7	V
gnd)	Voltage range(with respect to GND)	-0.3	7	V
PGND to GND		-0.3	0.3	V
Та	Operating Temperature Range	-40	85	$^{\circ}$ C
Tj	Junction Temperature Range	-40	125	$^{\circ}$
Ts	Storage Temperature Range	-65	150	$^{\circ}$ C
T <sub>LEAD</sub>	Maximum Soldering Temperature (at leads,		30	$^{\circ}$
	10sec)			

(1)Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## **6.2 ESD Ratings**

		VALUE	UNIT
V	Human body model(HBM) <sup>(1)</sup>	±4000	V
$V_{ESD}$	Charged device model(CDM) <sup>(2)</sup>	±750	V

<sup>(1)</sup> Reference:ESDA/JEDEC JS-001-2014. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage(VBUS)	3.9	5.5	V
I <sub>IN</sub>	Input current(VBUS)		2	Α
I <sub>SYS</sub>	Output current		2	Α
V <sub>BAT</sub>	Battery voltage		4.4	V
I <sub>BAT</sub>	charging current		1	Α

### **6.4 Thermal Information**

	Thermal Metric <sup>(1)</sup>			
$\theta_{JA}$	Junction-to-ambient thermal resistance	30		
$\theta_{JB}$	Junction-to-board thermal resistance	10.8	°C/W	
$\theta_{JC}$	Junction-to-case(top) thermal resistance	22.8		

<sup>(1)</sup>Thermal metrics are calculated refer to JEDEC document JESD51.

<sup>(2)</sup> Reference:ESDA/JEDEC JS-002-2014. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7. Detail Description

### 7.1 Overview


AXP2101 is a highly integrated power management IC(PMIC) targeting at single cell Li-battery(Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control. AXP2101 supports 100mA-1A Linear charge. Besides, it supports 15 channel power outputs which include 4 channel DC-DC and 11 channel LDO. To ensure the security and stability of the system, AXP2101 provides multiple channels 16-bit ADC for voltage/temperature monitor and integrates protection circuits such as over-voltage protection(OVP), over-current protection(OCP) and over-temperature protection(OTP). Moreover, AXP2101 features a unique E-Gauge™(Fuel Gauge) system, making power gauge easy and exact.

AXP2101 supports TWSI and RSB for system to dynamically adjust output voltages, charge current and configurate interrupt condition.

AXP2101 is available in 5mm x 5mm 40-pin QFN package.



## 7.2 Function Block Diagram





#### 7.3 Serial Interface Communication

AXP2101 supports TWSI protocol and performs as a TWSI slave device with default address 0x68/0x69. When AXP2101 powers on, SCK/SDA pin of TWSI will be pulled up to IO Power and then Host can adjust and monitor AXP2101 with rich feedback information.

Besides, AXP2101 supports RSB for Allwinner platform with address 0x01D1 or 0x0273 by customer.

Note: "Host" here refers to system processor.

#### 7.4 Power Path

VBUS as the charger input, connecting to VSYS pin through a Linear charger, provides power to system and charges battery through BATFET. Charge current can be adjusted automatically according to the feedback current which is detected with an internal resistor. When system current(I<sub>SYS</sub>) changes, the detected current will change, and then the current change signal will feed back to charge loop to adjust the charge current to the setting value.

When battery voltage is above  $V_{SYS}$ , BATFET is turned on and PMU enters supplement mode. When in supplement mode, if the discharge current is lower than 1A, PMU controls the voltage( $V_{DS}$ ) between system and battery and keeps  $V_{DS}$  at 30mV to avoid entering and exiting supplement mode repeatedly. As discharge current increases, PMU adjusts BATFET to be fully on and  $V_{DS}$  increases linearly. If an adapter is not inserted, system current is provided only by battery. At this time, BATFET is at fully on state.

### 7.5 Power On/Off and reset

### 7.5.1 Power on reset(POR)

AXP2101 is powered from the higher voltage between VBUS and BAT. When VBUS voltage( $V_{VBUS}$ ) is higher than  $V_{VBUS\_UVLOZ}$  or BAT voltage( $V_{BAT}$ ) is higher than  $V_{BAT\_UVLOZ}$ , the sleep comparator, battery depletion comparator and BATFET driver are active. All registers are reset to the default value. TWSI communication is active and Host can communicate with PMU.

## 7.5.2 Power up from BAT

If only battery is present and  $V_{BAT}$  is higher than depletion threshold( $V_{BAT\_DPLZ}$ ), BATFET, connecting battery to system, is off by default and need to be turned on by pressing the PWRON key or inserting an adapter.

## 7.5.3 Power up from VBUS

When VBUS is inserted, PMU detects the input voltage to start up the reference voltage and the bias circuit. When  $V_{VBUS}$  is higher than  $V_{VBUS\_UVLOZ}$ , the VBUS insertion IRQ is sent and the register bit reg49H[7] is set to 1 to indicate VBUS is inserted. Then PMU detects the input source whether it is good or not. If Vbus is good, the RBFET is open and Vsys is working.



#### 7.5.3.1 Good source condition

PMU needs to check the current capability of the input source. Only when the input source meets the following requirements can it start the buck converter.

- a. VBUS voltage lower than V<sub>ACOV</sub>
- b. VBUS voltage higher than V<sub>VBUSMIN</sub> when pulling I<sub>BADBUS</sub>(typical 30mA)

Once the input source meets the requirements above, the register bit reg00H[5](VBUS\_GD) is set to 1 to indicate the input source is good.

#### 7.5.3.3 Set input voltage limit(V<sub>INDPM</sub>)

AXP2101 supports wide range of input voltage(3.9V $^{\sim}$ 5.5V).  $V_{INDPM}$  can be set through reg15H[3:0]. The range of  $V_{INDPM}$  is from 3.88V to 5.08V and the step is 80mV.

When VBUS voltage reaches  $V_{INDPM}$ , the charge current will decrease automatically until the current is zero. If  $I_{SYS}$  is over the input power supply capability,  $V_{SYS}$  will drop. If  $V_{BAT}$  is above  $V_{SYS}$ , PMU will enter the supplement mode.

### 7.5.4 System power on/off management

PMU has power off and power on status. When at off state, all voltage outputs are turned off except RTCLDO . At this time, the total power consumption is typically 25uA.

#### 7.5.4.1. Power on-off Key (POK)

EN/PWRON pin can be configured as PWRON pin or EN pin by customization. The default is PWRON pin. The Power on-off Key (POK) can be connected between PWRON pin and GND of AXP2101. AXP2101 can automatically identify the four status(Long-press, Short-press, Negative edge, Positive edge) and then correspond respectively.

#### 7.5.4.2.Power on

- 1.When EN/PWRON pin is configured as PWRON pin, power on sources include:
- (1).POK. AXP2101 can be powered on by pressing and holding POK for a period of time that longer than "ONLEVEL".
- (2). VBUS low go high. The function can be configured by customization.
- (3). VBAT low go high. The function can be configured by customization.
- (4).IRQ Low level. IRQ pin is low level for more than 16ms, AXP2101 will be powered on.The function can be configured by customization
- (4).Battery is charged to normal (Vbat>3.3V and is charging).The function can be configured by customization

2.When EN/PWRON pin is used as EN pin, AXP2101 can be powered on by EN pin from low go high(0.6V).

After power on, DC-DC and LDO will be soft booted in preset timing sequence. When IRQ low level power on, AXP2101 can be configured for fast power on by REG2B, and the DCDC/LDOS start sequence can be configured by REG28~REG2B.



#### 7.5.4.3.Power Off

- 1.When EN/PWRON pin is configured as PWRON pin, power off sources include:
- (1).POK. AXP2101 can be powered off by pressing and holding POK for a period of time that longer than "OFFLEVEL". The function can be configured by REG22H[1] and REG22H[3:2] decides whether the PMU auto turns on or not when it shuts down after OFFLEVEL POK.
- (2).Write "1" to REG10H[0].
- (3).VSYSGOOD high go low. When VSYS<VOFF or VBUS>7V, AXP2101 will be powered off. The default of VOFF is 2.6V which can be configured by REG24H[2:0].
- (4). The output voltage of DCDC is 15% lower than the setting value. The function can be configured by REG23H[4:0].
- (5). The output voltage of DCDC is much larger than their setting. The function can be configured by REG23H[5].
- (6).Die temperature is over the warning level2(145°C). The function can be configured by REG22H[2].

#### 7.5.4.4.Sleep and wakeup


When the running system needs to enter Sleep mode, Maybe one or several power outputs should be disabled or changed to other voltage. Wakeup can be initiated by the following sources:

- 1.Software wakeup (REG26H[1] is set to 1)
- 2.IRQ pin wakeup(REG 26H[4]=1 and IRQ pin is low level for more than 16ms)

These sources will make the all PMU power outputs resume to the default voltage or the setting voltage, which is configured by REG26H[2], and all shutdown powers will resume by the startup sequence.

See the control process under sleep and wakeup modes as below:





#### 7.5.4.5.Reset

The PMU has system reset and power on reset.

#### System reset

System reset means the registers will be reset when PMU is powered on. When at system reset state, all voltage outputs are turned off except RTCLDO and VREF. There are three ways of system reset.

#### (1).PWROK drive low.

The PWROK pin can be used as the reset signal of application system. During AXP2101 startup, PWROK outputs low level, which will be pulled up to startup the system after output voltage reaches the regulated value.

When application system works normally, If the PWROK pin is driven low by external key or other reasons, the PMU will be restarted. The function can be configured by REG10H[3].

- (2).Write "1" to REG10H[1] to restart the PMU.
- (3). Watchdog timeout . The function can be configured by REG18[0] and REG19[5:4]

#### Power on reset

Power on reset means the registers will be reset when PMU is powered up. When at power on reset state, all voltage outputs are turned off including RTCLDO and VREF.



### 7.6 Multi-Power Outputs

The following table has listed the multi-power outputs and their functions of AXP2101.

Output Path	Туре	Default Voltage	Startup Sequence	Application Suggestion	Load Capacity(Max)
DCDC1	BUCK	3.3V	3	IO/USB	2000mA
DCDC2	BUCK	0.9V	3	CPU	2000mA
DCDC3	BUCK	0.9V	2	VSYS	2000mA
DCDC4	BUCK	1.1V	1	DDR	1500mA
ALDO1	LDO	1.8V	3	N/A	300mA
ALDO2	LDO	2.8V	OFF	N/A	300mA
ALDO3	LDO	3.3V	3	N/A	300mA
ALDO4	LDO	2.9V	OFF	N/A	300mA
BLDO1	LDO	1.8V	OFF	N/A	300mA
BLDO2	LDO	2.8V	OFF	N/A	300mA
DLDO1	LDO	3.3V	OFF	N/A	300mA
DLDO2	LDO	1.2V	OFF	N/A	300mA
VCPUS	LDO	0.9V	1	CPUs/Reference of DDR	30mA
RTC-LDO1	LDO	1.8V	Always on	RTC	30mA
RTC-LDO2	LDO	OFF	OFF	N/A	30mA

AXP2101 includes 4 synchronous step-down DCDCs, 11 LDOs and one switch. The work frequency of DC-DC 1/4 is 3MHz and DCDC2/3 is 1.5MHz. External small inductors and capacitors can be connected. In addition, 4-ch DCDCs can be set in fixed PWM mode or auto mode (automatically switchable according to the load). See register REG81H.

DCDC2/3 has DVM enable option. In DVM mode, when there is a change in the output voltage, DCDC will change to the new targeted value step by step. It supports two kinds of DVM slope:1step/15.625us and 1step/31.250us. The slope can be chosen by REG80H[5].

AXP2101 can configure the default voltage, the startup sequence and other control of all power output.

Startup sequence: The startup sequence has eight levels from 0 to 7. When the sequence is 0, it means the output is booted at the first step. When the sequence code is 1, it means the output is booted at the second step. When the sequence is 7, it means the output is not booted.

Default voltage setting: The default voltage of each channel can be set to each step within the output range.



### 7.7 Charger

#### 7.7.1 Characteristics

- Range of input voltage:3.9V~5.5V, PWM charger, supports single cell Li-battery
- Pre-charge current settable(I<sub>PRE-CHG</sub>, reg61[3:0]), default:125mA, range: 0mA~200mA,step:25mA
- Fast charge current settable(I<sub>CHG</sub>, reg62[4:0]), default:1024mA, range: 0mA<sup>2</sup>00mA,step:64mA, 200<sup>2</sup>1000mA,step:100mA,
- Target charge voltage settable(V<sub>REG</sub>, reg64[2:0]), default:4.2V, range: 4.0v/4.1v/4.2v/4.35v/4.4v/4.6v
- Accuracy of target voltage: ±0.5%(testing ambient temperature:25 ℃, target voltage:4.2V)

### 7.7.2 Charging condition

- VBUS is present and available, V<sub>VBUS</sub>>V<sub>BAT</sub>+V<sub>SLEEPZ</sub>
- Input source detection finishes(reg00H[5]=1)
- Charging is enabled(reg18H[1]=1)
- Die temperature is lower than T<sub>SHUT</sub>
- When TS pin is used to detect battery temperature, battery temperature is within the chargeable range
- V<sub>BAT</sub> is lower than V<sub>BAT</sub> OVP
- No charger safety timer fault

### 7.7.3 Charging process

When PMU meets all charging conditions, it can complete the whole charging process without the participation of Host. The charging status can be known from the register bits reg01H[2:0]. The default values of charging parameters are shown as following. Host can modify registers to optimize the values through TWSI.

Table 7-1

Parameter	Default value	
Charging voltage	4.208V	
Charging current	1.024A	
Pre-charging current	125mA	
Termination current	125mA	
Temperature profile	Cold/hot	
Safety timer	12hours	

#### 7.7.3.1. Pre-charge

When  $V_{BAT}$  is lower than  $V_{BATLOWV}(3V)$ , the charger is under pre-charge mode where charging current is limited to a value of  $I_{PRE-CHG}$ . Safety time is set through reg67H[1:0] and its default value is 50 minutes. If pre-charge process times out, PMU will stop charging and send a corresponding IRQ to Host. The function of safety timer can be disabled through reg67H[2].

#### 7.7.3.2.Constant current charge

Once  $V_{BAT}$  is higher than  $V_{BATLOWV}$  and lower than  $V_{REG}$ , the charger is under constant current charge mode. It will charge with constant current  $I_{CHG}$ .



#### 7.7.3.3.Constant voltage charge

When  $V_{BAT}$  reaches target voltage( $V_{REG}$ ), the charger enters constant voltage charge mode. In this stage, the charger keeps the output voltage constant and step down charging current gradually, in order to fully charge battery.

When  $V_{BAT}$  is above  $V_{RECHG}$  and the charging current reduces under termination current( $I_{TERM}$ ), AXP2101 reports charger done, stops charging(charger enable bit is still 1) and turns off BATFET. Meanwhile, IRQ is sent to Host.

When AXP2101 is in regulation of input current, input voltage or temperature, the function of charging termination configured through reg63[4] is temporarily disabled and the speed of safety timer slows down. Whether to set safety timer during DPM or thermal regulation depends on reg67H[7].

#### 7.7.3.4.Re-charge

After charge done, if  $V_{BAT}$  falls below  $V_{RECHG}$ , PMU will automatically enable charger without reinserting adapter. No matter whether  $V_{BAT}$  is above  $V_{RECHG}$  or not, the charger is enabled when an adapter is inserted.

#### 7.7.3.5.Battery detection

As long as an AC adapter is present and usable, battery detection will be enabled to detect whether battery is connected. Battery detection function is enabled by default and can be disabled through reg68H[0]. If the function is disabled, PMU considers that battery is always present. The detection result is saved in reg00H[3]

### 7.7.4 Charging protection

#### 7.7.4.1. charger safety timer

Once starting pre-charge mode, PMU will enable timer1. If PMU can not enter constant current charge mode from pre-charge within 50min(set through reg67H[1:0]), PMU will enter battery safe mode and send IRQ to indicate the battery may be damaged.

When the charger enters into constant current charge mode, PMU will enable timer2. If PMU can not finish the whole charge cycle within 12 hours(set through reg67H[5:4]), PMU will enter battery safe mode and send IRQ to indicate the battery may be damaged.

Timing speed of timer1 or timer2 is relevant with actual charge current. The smaller the actual charge current, the slower timing speed is.

#### 7.7.4.2. Battery safe mode

In battery safe mode, the charger always charges with 10mA current. PMU can quit battery safe mode with one of the following methods:

- $\bullet$   $V_{BAT}>V_{RECHG}$
- Adapter removal
- Charger enable bit(reg18H[1]) is reset to 1
- Safety timer1 enable bit or safety timer2 enable bit is reset to 1



#### 7.7.4.3. PMU die temperature protection

AXP2101 has built-in temperature protection function through ADC to monitor internal temperature.

Under charging mode, the temperature point of thermal regulation can be set through reg65H[1:0]. When die temperature rises up to the setting point, the charging current will be decreased to decrease heat. When thermal regulation works, actual charge current is lower than the setting value and thermal regulation status(reg00H[1]) is set to 1. If die temperature rises up to  $T_{SHUT}(145\,^{\circ}\text{C})$ , IRQ is sent,PMU is poweroff . When die temperature falls below hysteretic threshold(120 $^{\circ}$ C), PMU is not poweron automatically.

#### 7.7.4.4. Battery temperature protection

AXP2101 can monitor battery temperature, when TS pin is used to detect battery temperature and parallel with charger(reg50H[4]=0). The battery temperature sensitive resistor is connected between TS pin and GND. The suggestion resistance should be 10Kohm at 25°C ambient temperature. Through TS pin, PMU outputs constant current which can set through reg50H[1:0] to adapt different resistance. When the resistance is 10Kohm, the current should be set to 50uA. The enable bit of TS current source is configured through reg50H[3:2]. When current passes through the temperature sensitive resistor, PMU gets a detected voltage and calculates its value through ADC circuit. Take for example, TH11-3H103F temperature sensitive resistor of Mitsubishi Company. Using 50uA current source, the relationship among temperature, equivalent resistance, detected voltage and ADC data is as following.

Table 7-2

Temperature	equivalent resistance	detected voltage	ADC DATA
-20°C	63.00Kohm	3.150V	189Ch
-15℃	50.15Hohm	2.508V	1398h
-10℃	40.26Kohm	2.013V	FBAh
-5℃	32.55Kohm	1.628V	CB8h
0℃	26.49Kohm	1.325V	A5Ah
5℃	21.68Kohm	1.084V	878h
10℃	17.78Kohm	0.889V	6F2h
15℃	14.63Kohm	0.732V	5B8h
20℃	12.07Kohm	0.604V	4B8h
25℃	10.00Kohm	0.500V	3E8h
30℃	8.320Kohm	0.416V	340h
35℃	6.954Kohm	0.348V	2B8h
40℃	5.839Kohm	0.292V	248h
<b>45℃</b>	4.924Kohm	0.246V	1ECh
50℃	4.171Kohm	0.209V	1A2h
55℃	3.549Kohm	0.177V	162h
60℃	3.032Kohm	0.152V	130h



During battery charging process, if TS pin voltage is lower than VHTF-CHG or higher than VLTF-CHG (VHTF-CHG and VLTF-CHG can be set through reg55H and reg54H. The default value of VLTF-CHG is set around  $0^{\circ}$ C and VHTF-CHG around  $45^{\circ}$ C), which indicates battery temperature is too high or too low, then the charger is paused and IRQ is sent to notify Host. When battery temperature is back to the normal range, the charger will recovery automatically.

During battery discharging mode, if TS pin voltage is lower than VHTF-WORK or higher than VLTF-WORK( VHTF-WORK and VLTF-WORK can be set through reg57H and reg56H. The default value of VLTF-WORK is set around -10°C and VHTF-WORK around 55°C), which indicates battery temperature is too high or too low, then the boost is paused and IRQ is sent to notify Host. When battery temperature is back to the normal range, the boost will recovery automatically.

High temperature protection threshold hysteresis for VHTF-CHG and VHTF-WORK can be set through reg53H. Low temperature protection threshold hysteresis for VLTF-CHG and VLTF-WORK can be set through reg52H. The range of temperature detection can be expanded by adding more resistors.

Some battery may have no temperature sensitive resistor. Under this situation, TS pin can be pulled down to GND with a 10Kohm resistor externally or set as external input of ADC through register.

Use TS pin current source and obtain TS pin data according to the following table:

### 7.7.5 Charging indication

CHGLED pin uses open-drain/push-pull output method. It is internally pulled up to LDO. Its output drive capability is above 10mA. Detail function control is shown as the following table.

Table 7-4

	Table 7-1					
	Hi-Z	No charging(conditions are not met or battery				
		charged)				
REG69H[2:1]= 00		Charger internal abnormal alarm(including timer				
(Type A CHGLED)	25% 1Hz pull low/Hi-Z jump	out die temperature over temperature battery				
Open Drain		temperature out of charging range)				
	25% 4Hz pull low/Hi-Z jump	Input source or battery over voltage				
	Pull low	Charging				
	Hi-Z	No VBUS, and power supply by battery				
	25% 1Hz pull low/Hi-Z jump	Charging				
REG69H[2:1]= 01	25% 4Hz pull low/Hi-Z jump	Alarm, including input source or battery over				
(Type B CHGLED)		voltage, battery temperature out of charging range,				
Open Drain		timer out, die temperature over temperature				
	Dull low	No battery or charge finished, and power supply by				
	Pull low	VBUS				
REG90H[2:0]=10	The output status is controlled by REG69H[5:4]					
Cfg chgled	The output status is controlled	ו שאַ אבשטארוןט.4]				

Note: LED is on when CHGLED is low.



### **7.8 BATFET**

BATFET connects system and battery. The on-resistance is low to 50mohm(point to point).

#### **7.9 RBFET**

RBFET connects VMID and VBUS. The on-resistance is low to 100mohm(point to point). It supports input and output current limit function. In charger mode, the input current limit value of RBFET is set through reg16H[2:0].

#### 7.10 ADC

AXP2101 has a low speed 14Bit SAR ADC for measuring BAT voltage, Vbus voltage, Vsys voltage, TS voltage and die temperature.

**Channel function** 000H 001H 002H No. **FFFH** ... 0 8.192V **BAT** voltage 0mV 1mV 2mV 1 Vbus voltage 0mV 1mV 2mV 8.192V ... 2 Vsys voltage 0mV 1<sub>m</sub>V 2mV 8.192V ... 3 TS voltage 0mV 0.5mV 1mV 4.096V ... 0mV0.1mV die temperature 2mV 0.8192V

Table 7-5

Note: ADC data is 14 bits. In order to get the complete data, TWSI must read the high 6 bits firstly and then the low 8 bits.

## 7.11 E-Gauge

The Fuel Gauge comprises of 3 modules: Rdc calculation module; OCV (Open Circuit Voltage) and Coulomb counter module; and calibration module. The Fuel Gauge system is able to export information about battery capacity percentage (regA4H), Battery Voltage (reg34H, reg35H). The Fuel Gauge can be enabled or disabled through reg18H[3]. The Battery low warning level can be set in reg1AH, and IRQ will be sent out to alert the platform when the battery capacity percentage is lower than the warning level set in reg1AH.

Once a default battery is selected for a particular design, it is highly recommended to calibrate the battery to achieve better Fuel Gauge accuracy. Once the calibration data are available, user can write the calibration information to battery parameter (REGA1) on each boot. Additionally, the Fuel Gauge system is capable to learn the battery characteristic on each full charge cycle. Information such as battery maximum capacity and Rdc will be updated automatically over time.



## 7.12 IRQ/BACKUP

## 7.12.1 IRQ

AXP2101 has an IRQ pin which is used to indicate whether there interrupt events occur.

PMU Interrupt Controller monitors the trigger events such as over voltage, over current, PWRON pin signal, over temperature and so on. When the events occur and their IRQ enabled bits are set to 1 (Refer to registers reg40H/41H/42H), corresponding IRQ status will be set to 1 (Refer to registers reg48H/49H/4AH), and IRQ pin will be pulled down. When Host detects triggered IRQ signal, Host will scan through the IRQ Status registers and respond accordingly. Meanwhile, Host will reset the IRQ status by writing "1" to status bit.

#### **7.12.2 BACKUP**

AXP2101 has an backup pin which is used to connect backup battery . It is the source of RTCLDO1 when pmu only has backup battery.

When PMU is poweron, the backup battery also cancan be charged by configuring reg18H[2]. The charger is working in linear mode with 100uA charge current and the termination voltage can be configured by reg6AH in range from 2.6V to 3.3V(default 2.9V).

The backup pin also can be configure for the RTCLDO2 by customization.

### 8. Register

### 8.1 Register List

Address	Description	R/W
0X00	PMU status1	R
0X01	PMU status2	R
0X03	PMU CHIP ID	R
0X04-0X08	DATA_BUFFER	RW
0X10	PMU common config	RW
0X12	BATFET control	RW
0X13	Die temperature control	RW
0X14	Minimum system voltage control	RW
0X15	Input voltage limit control	RW
0X16	Input current limit control	RW
0X17	Reset the fulegauge	RW
0X18	Charger, fuleguage, watchdog on/off control	RW
0X19	Wathdog control	RW
0X1A	Low Battery warning threshold setting	RW
0X20	PWRON status	R
0X21	PWROFF status	R
0X22	PWROFF_EN	RW
0X23	PWROFF of DCDC OVP/UVP control	RW



Address	Description	R/W
0X24	Vsys voltage for PWROFF threshold setting	RW
0X25	PWROK setting and PWROFF sequence control	RW
0X26	Sleep and wakeup control	Rw
0X27	IRQLEVEL/OFFLEVEL/ONLEVEL setting	RW
0X28	Fast pwron setting	Rw
0X29	Fast pwron setting	RW
0X2A	Fast pwron setting	RW
0X2B	Fast pwron setting and control	RW
0X30-0X33	ADC Channel enable control	RW
0X34-OX3F	ADC data	RW
0X40-0X42	IRQ Enable	RW
0X48-0X4A	IRQ Status	RW
0X50	TS pin CTRL & GPADC mode CTRL	RW
0X52	TS/GPADC_HYSL2H setting	RW
0X53	TS/GPAC_HYSH2L setting	RW
0X54	VLTF_CHG setting	RW
0X55	VHTF_CHG setting	RW
0X56	VLTF_WORK setting	Rw
0X57	VHTF_WORK setting	Rw
0X58	JIETA standard Enable control	Rw
0x59-0X5B	JIETA standard setting	Rw
0X61	Iprechg charger setting	RW
0X62	ICC charger setting	RW
0X63	Iterm charger setting and control	RW
0X64	CV charger voltage setting	RW
0X65	Thermal regulation threshold setting	RW
0X67	Charger timeout setting and control	RW
0X68	Battery detection control	RW
0X69	CHGLED setting and control	RW
0X6A	Button battery charge termination voltage setting	RW
0X80	DCDCS ON/OFF and DVM control	RW
0X81	DCDCS force PWM control	RW
0X82-0X86	DCDCs voltage setting	RW
0X90-0X91	LDOS ON/OFF control	RW
0X92-0X9A	LDOS voltage setting	RW
0XA1	Battery parameter	RW
0XA2	Fule guage control	RW
0XA4	Battery percentage data	R



# **8.2 Register Description**

Reg_Name	Addr	Type	Default	Reset Type	Description
comm_stat0	0x00				
reserved	7:6	RO	0	/	
					VBUS good indication
vbus_good	5	RO	0	POR	0: not good
					1: good
					BATFET state
batfet_stat	4	RO	0	POR	0: close
					1: open
					Battery present state
bat_prst_stat	3	RO	0	POR	0: absent
					1: present
					Battery in Active Mode
bat_active_mode	2	RO	0	POR	0: in Normal
					1: in Active Mode
					Thermal regulation status
therm_regu_stat	1	RO	0	POR	0: normal
					1: in thermal regulation
					Current Limit state
ilim_stat	0	RO	0	POR	0: not in current limit state
					1: in current limit state
comm_stat1	0x01				
reserved	7	RO	0	/	
					Batery Current Direction
					00: Standby
bat_curr_dir	6:5	RO	0	POR	01: charge
					10: discharge
					11: reserved
					System status indication
sys_stat	4	RO	0	POR	0: System is power off.
					1: System is power on.
					VINDPM status
vindpm_stat	3	RO	0	POR	0: not in VINDPM
					1: VINDPM



dchg_off_en  5 RW 1b POR  LDO & SWITCH 0: disable 1: enable  reserved 4 RW 1b /  pwrok_restart_e n  RW 0b POR  PWROK PIN pull low to Restart the System 0: disable 1: enable  PWRON 16s to shut the PMIC enable 0: disable 1: enable 1: enable						
chip_id_h         7:6         RO         Oh         POR         OO: A version OI: B version OII: B version OIII: B version OIII: B version OIIIIII: Axp2101           data_buff0         0x04         OND         POR         data buffer           data_buff1         0x06         OND         POR         data buffer           data_buff2         0x06         OND         POR         Data buffer           data_buff3         0x07         RW         OOh         POR         Data buffer           data_buff3         0x10         RW         OOh         POR         Internal off-discharge enable for DCDC & LDO & SWITCH OI disable OI disable OI disable OI dis	chg_stat	2:0	RO	0	POR	000: tri_charge 001: pre_charge 010: constant charge(CC) 011: constant voltage(CV) 100: charge done 101: not charging
chip_id_h         7:6         RO         Oh         POR         OO: A version OI: B version OII: B version OIII: B version OIII: B version OIIIIII: Axp2101           data_buff0         0x04         OND         POR         data buffer           data_buff1         0x06         OND         POR         data buffer           data_buff2         0x06         OND         POR         Data buffer           data_buff3         0x07         RW         OOh         POR         Data buffer           data_buff3         0x10         RW         OOh         POR         Internal off-discharge enable for DCDC & LDO & SWITCH OI disable OI disable OI disable OI dis	chip id	0x03				
Chip_version			RO	0h	POR	
chip_id_1         3:0         RO         0h         POR         0l_0111: axp2101           data_buff0         0x04         Ox06           data_buff1         0x05         Ox06           data_buff1         0x05         Ox06           data_buff2         0x06         Ox06           data_buff3         0x07         Ox07           data_buff3         0x07         Ox0         RW         00h         POR         data buffer           data_buff3         7:0         RW         00h         POR         data buffer           comm_cfg         0x10         Ox06           dchg_off_en         5         RW         0b         POR         data buffer           dchg_off_en         5         RW         0b         POR         data buffer           dchg_off_en         5         RW         0b         POR         data buffer           dchg_off_en         5         RW         0b         POR         LDO & SWITCH         0: disable         1: enable           PWROK PIN pull low to Restart the System         0: disable         1: enable         1: enable <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
data_buff1     7:0     RW     00h     POR     data buffer       data_buff1     0x05     Commodified     Commodified     Commodified       data_buff2     0x06     Commodified     Commodified     Commodified       data_buff3     0x07     Commodified     Commodified     Commodified       commodified     0x10     Commodified     Commodified     Commodified       reserved     7:6     RW     0b     Commodified     Commodified       dehg_off_en     5     RW     1b     POR     Internal off-discharge enable for DCDC & LDO & SWITCH O: disable 1: enable       reserved     4     RW     1b     /       pwrok_restart_end     3     RW     0b     POR     PWROK PIN pull low to Restart the System O: disable 1: enable       pon_shut_en     2     RW     0b     POR     POR     O: disable 1: enable       soft_sys_restart     1     RWAC     0b     POR     POR     POR     POR       soft_pwroff     0     RWAC     0b     POR     O: Normal 1: reset       soft_pwroff     0     RWAC     0b     POR     O: Normal 1: PWROFF Config	chip_id_l	3:0	RO	Oh	POR	
data_buff1     7:0     RW     00h     POR     data buffer       data_buff1     0x05     Commodified     Commodified     Commodified       data_buff2     0x06     Commodified     Commodified     Commodified       data_buff3     0x07     Commodified     Commodified     Commodified       commodified     0x10     Commodified     Commodified     Commodified       reserved     7:6     RW     0b     Commodified     Commodified       dehg_off_en     5     RW     1b     POR     Internal off-discharge enable for DCDC & LDO & SWITCH O: disable 1: enable       reserved     4     RW     1b     /       pwrok_restart_end     3     RW     0b     POR     PWROK PIN pull low to Restart the System O: disable 1: enable       pon_shut_en     2     RW     0b     POR     POR     O: disable 1: enable       soft_sys_restart     1     RWAC     0b     POR     POR     POR     POR       soft_pwroff     0     RWAC     0b     POR     O: Normal 1: reset       soft_pwroff     0     RWAC     0b     POR     O: Normal 1: PWROFF Config	data buff0	0x04				
data_buff1     0x05     RW     00h     POR     data buffer       data_buff2     0x06     Come     Come     Come     Come     Come     Come       dehg_off_en     5     RW     0b     POR     data buffer       dehg_off_en     7:0     RW     0b     POR     data buffer       come_ofg     0x10     Come			RW	00h	POR	data buffer
data_buff1         7:0         RW         00h         POR         data buffer           data_buff2         0x06         Comm_cfg         RW         00h         POR         data buffer           data_buff3         0x07         Comm_cfg         Ox10         Comm_cfg         Ox10         Comm_cfg         Ox10           reserved         7:6         RW         0b         /         Internal off-discharge enable for DCDC & LDO & SWITCH         0: disable         1: enable           reserved         4         RW         1b         /         PWROK PIN pull low to Restart the System           pwrok_restart_e         3         RW         0b         POR         0: disable           1: enable         1: enable         PWRON 16s to shut the PMIC enable         0: disable           pon_shut_en         2         RW         0b         POR         0: disable           soft_sys_restar         1         RWAC         0b         POR         0: disable           1: enable         1: enable         1: enable           Restart the SoC System, POWOFF/POWON and reset the related regsiters         0: normal           1: reset         Soft PWROFF           Soft PWROFF         0: Normal         1: PWROFF Config		0x05				
data_buff2         0x06         RW         00h         POR         data buffer           data_buff3         0x07         Comm_cfg         Arw         00h         POR         data buffer           comm_cfg         0x10         Comm_cfg         Ox10         Comm_cfg         Ox10         Internal off-discharge enable for DCDC & LDO & SWITCH         Comm_cfg disable         Internal off-discharge enable for DCDC & LDO & SWITCH         Comm_cfg disable         Internal off-discharge enable for DCDC & LDO & SWITCH         Comm_cfg disable         Comm_cfg disable         POR         PWROK PIN pull low to Restart the System         POR disable         POR disable         POR disable         Comm_cfg disable         POR DISABLE         <			RW	00h	POR	data buffer
data_buff2         7:0         RW         00h         POR         data buffer           data_buff3         0x07             data_buff3         7:0         RW         00h         POR         data buffer           comm_cfg         0x10              reserved         7:6         RW         0b         /             dchg_off_en         5         RW         1b         POR		0x06				
data_buff3         0x07         RW         00h         POR         data buffer           comm_cfg         0x10         Internal off-discharge enable for DCDC & COMB (ADD & SWITCH (DO & SWITCH (			RW	00h	POR	data buffer
Additional Community		0x07				
comm_cfg     0x10       reserved     7:6     RW     0b     /       dchg_off_en     5     RW     1b     POR     Internal off-discharge enable for DCDC & LDO & SWITCH 0: disable 1: enable       reserved     4     RW     1b     /       pwrok_restart_e n     3     RW     0b     POR     PWROK PIN pull low to Restart the System 0: disable 1: enable       pon_shut_en     2     RW     0b     POR     0: disable 1: enable 1: enable       soft_sys_restar t     1     RWAC     0b     POR     Restart the SoC System, POWOFF/POWON and reset the related regsiters 0: normal 1: reset       soft_pwroff     0     RWAC     0b     POR     0: Normal 1: reset       soft_pwroff     0     RWAC     0b     POR     0: Normal 1: PWROFF Config			RW	00h	POR	data buffer
reserved 7:6 RW 0b /  dchg_off_en 5 RW 1b POR LDO & SWITCH 0: disable 1: enable  reserved 4 RW 1b /  pwrok_restart_e n Served 2 RW 0b POR 0: disable 1: enable  PWROK PIN pull low to Restart the System 0: disable 1: enable  PWRON 16s to shut the PMIC enable 0: disable 1: enable  PWRON 16s to shut the PMIC enable 0: disable 1: enable  PWRON 16s to System, POWOFF/POWON and reset the related regsiters 0: normal 1: reset  Soft_pwroff 0 RWAC 0b POR 0: Normal 1: PWROFF Config						
dchg_off_en			RW	0b	/	
pwrok_restart_e n					POR	0: disable
pwrok_restart_e n 2 RW 0b POR 0: disable 1: enable  pon_shut_en 2 RW 0b POR 0: disable 1: enable  pon_shut_en 2 RW 0b POR 0: disable 1: enable  1: enable  Restart the SoC System, POWOFF/POWON and reset the related regsiters 0: normal 1: reset  soft_pwroff 0 RWAC 0b POR 0: Normal 1: PWROFF Config	reserved	4	RW	1b	/	
pon_shut_en 2 RW 0b POR 0: disable 1: enable  Restart the SoC System, POWOFF/POWON and reset the related regsiters 0: normal 1: reset  Soft_pwroff 0 RWAC 0b POR 0: Normal 1: PWROFF Config		3	RW	0ъ	POR	
soft_sys_restar t	pon_shut_en	2	RW	0ь	POR	0: disable
soft_pwroff 0 RWAC 0b POR 0: Normal 1: PWROFF Config		1	RWAC	0b	POR	0: normal
batfet_ctrl 0x12	soft_pwroff	0	RWAC	0b	POR	0: Normal
	batfet_ctrl	0x12				



X-F UWEFS					April,28,2019
reserved	7:4	RO	0	/	
					BATFET enable when POWEROFF and Battery
batfet_pwroff_e	0	DW	PPHOP	DOD	only
n	3	RW	EFUSE	POR	0: disable
					1: enable
reserved	2	RO	0	/	
					BATFET Close when OCP(>6A) for 100us
batfet_ocp_en	1	RW	EFUSE	POR	0: disable
					1: enable
reserved	0	RO	0	/	
die_temp_cfg	0x13				
reserved	7:3	RO	0	/	
					DIE Over Temperature Protection Level1
					Config
					00: 115deg
die_otp_thld	2:1	RW	01b	POR	01: 125deg
					10: 135deg
					11: reserved
					DIE Temperature Detect Enable
die_temp_det	0	RW	1b	POR	0: disable
dre_temp_det	U	IXW	10	1 OK	1: enable
vsys_min	0x14				1. Chable
reserved	7	RO	0	/	
1 CSCI VCu	'	No	0	/	Linear Charger Vsys voltage dpm
					4. 1+N*0. 1 V
		RW	110b	POR	000: 4.1V
					000. 4.1V 001: 4.2V
ln_vsys_dpm	6:4				010: 4.3V 011: 4.4V
					100: 4.4V
					100: 4.5V 101: 4.6V
					110: 4.7V
1	20.0	DO.	0		111: 4.8V
reserved	3:0	RO	0	/	
vimdpm_cfg	0x15	DC.			
reserved	7:4	RO		/	WANDA C:
vindpm_cfg					VINDPM config:
					3.88+N*0.08 V
					0000: 3. 88V
	3:0	RW	0110b	POR	0001: 3. 96V
					0010: 4.04V
,					0011: 4. 12V
					0100: 4.20V
					0101: 4.28V



X-F UWEFS					April,28,2019
					0110: 4.36V
					0111: 4.44V
					1000: 4.52V
					1001: 4.60V
					1010: 4.68V
					1011: 4.76V
					1100: 4.84V
					1101: 4.92V
					1110: 5.00V
					1111: 5. 08V
iin_lim	0x16				
reserved	7:3	RO	0	/	
				<u>`</u>	Input current limit
					000: 100mA
					001: 500mA
					010: 900mA
iin_lim	2:0	RW	001b	POR	011: 1000mA
1111_11111	2.0	IX.	0015	TOR	100: 1500mA
					101: 2000mA
					110-111: reserved
					110-111. Teserved
reset_cfg	0x17				
reserved	7:4	RO	0	/	
				,	reset the gauge
reset_guage	3	RWAC	0b	POR	0: normal
reset_suase	Ü	Kiiric	00	TOR	1: reset
					reset the gauge besides registers
reset_lgc_gauge	2	RW	0b	POR	0: normal
reset_igt_gauge	2	IXW	OD	TOR	1: reset
reserved	1:0	RO	0	/	1. Teset
	0x18	KO	0	/	
module_en		RO	0	/	
reserved	7:4	RO	0	/	Community and I
	0	Din	11	DAD	Gauge Module enable
gauge_en	3	RW	1b	POR	0: disable
					1: enalbe
		DI"			Button Battery charge enable
btn_chg_en	2	RW	0b	System Reset	0: disable
					1: enable
					Cell Battery charge enable
chg_en	1	RW	1b	System Reset	0: disable
					1: enable
					Watchdog Module enable
watchdog_en	0	RW	0b	System Reset	0: disable
					1: enalbe



T owers	0.10				April,28,2019
watchdog_cfg	0x19			,	
reserved	7:6	RO	0	/	
					Watchdog Reset Config
					00: IRQ only
					01: IRQ and System Reset
wd_rst_cfg	5:4	RW	0b	POR	10: IRQ, System Reset and Pull down PWROK
					1s
					11: IRQ, System Reset, DCDC/LDO PWROFF &
					PWRON
					watchdog clear signal
watchdog_clr	3	RWAC	0b	POR	0: normal
					1: clear
					TWSI watchdog timer config
					000: 1s
					001: 2s
					010: 4s
watchdog_cfg	2:0	RW	110b	POR	011: 8s
					100: 16s
					101: 32s
					110: 64s
					111: 128s
gauge_thld	0x1A				
					low battery warning threshold
					5-20%, 1% per step
.1.1.1	7. 4	DW	10101	DOD	0000: 5%
warn_thld	7:4	RW	1010b	POR	0001: 6%
					1111: 20%
					low battery shutdown threshold
					0-15%, 1% per step
			00041	202	0000: 0%
shutdown_thld	3:0	RW	0001b	POR	0001: 1%
					1111: 15%
pwron_stat	0x20				
reserved	7:6	RO	0	/	
					POWERON always high when EN Mode as
	_			-	POWERON Source
en_pwron_stat	5	RO	0b	System Reset	0: no
					1: yes
					Battery Insert and Good as POWERON Source
bat_pwron_stat	4	RO	0b	System Reset	0: no
					1: yes
chg_pwron_stat	3	RO	0b	System Reset	Battery Voltage > 3.3V when Charged as
2119 Put 011 2 car	J	110	U.D	Dyblom Robel	Dattery Tortage / 0.07 when charged as



X-P UWEFS					April,28,2019
					Source
					0: no
					1: yes
					Vbus Insert and Good as POWERON Source
vbus_pwron_stat	2	RO	0b	System Reset	0: no
					1: yes
					IRQ PIN Pull-down as POWERON Source
irq_pwron_stat	1	RO	0b	System Reset	0: no
					1: yes
					POWERON low for onlevel when POWERON Mode
	0	D.O.	0.1	G	as POWERON Source
btn_pwron_stat	0	RO	0b	System Reset	0: no
					1: yes
pwroff_stat	0x21				
					Die Over Temperature as POWEROFF Source
dot_pwroff_stat	7	RO	0b	POR	0: no
					1: yes
					DCDC Over Voltage as POWEROFF Source
dcov_pwroff_sta	6	RO	0b	POR	0: no
t					1: yes
					DCDC Under Voltage as POWEROFF Source
dcuv_pwroff_sta	5	RO	0b	POR	0: no
t					1: yes
					VBUS Over Voltage as POWEROFF Source
vbov_pwroff_sta	4	RO	0b	POR	0: no
t					1: yes
					Vsys Under Voltage as POWEROFF Source
vsuv_pwroff_sta	3	RO	0b	POR	0: no
t					1: yes
					POWERON always low when EN Mode as
	0	D.O.	0.1	DOD	POWEROFF Source
en_pwroff_stat	2	RO	0b	POR	0: no
					1: yes
					Software config as POWEROFF Source
sw_pwroff_stat	1	RO	0b	POR	0: no
					1: yes
					POWERON Pull down for offlevel when
20	_	DO.	01	DOD	POWERON Mode as POWEROFF Source
btn_pwroff_stat	0	RO	0b	POR	0: no
					1: yes
pwroff_en	0x22				
reserved	7:3	RO	0	/	
1., 00	0	DW		DOD	DIE Over-Temperature(LEVEL2) as POWEROFF
dot_pwroff_en	2	RW	1b	POR	Source enable
		1	1		l.



X-F UWEFS					April,28,2019
					0: disable
					1: enable
					PWRON > OFFLEVEL as POWEROFF Source
btn_pwroff_en	1	RW	EFUSE	POR	enable
btn_pwroff_en	1	ICW	LI OSL	1 OK	0: disable
					1: enable
					Function Select when btn_pwroff_en=1 and
btn_pwroff_mode	0	RW	EFUSE	POR	button power-off occur
btn_pwroff_mode	U	IXW	ELOSE	r OK	0: Power-off
					1: Restart
dcdc_pwroff_	0x23				
en	UX23				
reserved	7:6	RO	0	/	
					DCDC 120%(130%) high voltage turn off
1.1	_	DW	11.	DOD	PMIC function
dcdc_ovp_en	5	RW	1b	POR	0: disable
					1: enable
					DCDC5 85% low voltage turn off PMIC
				POR	function
dcdc5_uvp_en	4	RW	1b		0: disable
					1: enable
					DCDC4 85% low voltage turn off PMIC
		RW	1b	POR	function
dcdc4_uvp_en	3				0: disable
					1: enable
					DCDC3 85% low voltage turn off PMIC
					function
dcdc3_uvp_en	2	RW	1b	POR	0: disable
					1: enable
					DCDC2 85% low voltage turn off PMIC
					function
dcdc2_uvp_en	1	RW	1b	POR	0: disable
					1: enable
dcdc1_uvp_en					DCDC1 85% low voltage turn off PMIC
					function
	0	RW	1b	POR	0: disable
					1: enable
voff_thld	0x24	1			. Chapte
reserved	7:3	RO	0	/	
10301 / 60	1.0	NO.	0	/	Battery Voltage for POWEROFF
					2. 6~3. 3V, 0. 1V/step, 8steps
voff_thld	2:0	RW	EFUSE	POR	000: 2.6V
vol1_tillu	۷.0		FIOSE	AU 1	000: 2.6V 001: 2.7V



A T OWEI S		_	,		Aprii,28,2019
					111: 3.3V
<pre>pwr_time_ctr 1</pre>	0x25				
reserved	7:5	RO	0	/	
pwrok_chk_en	4	RW	1b	POR	Check the PWROK Pin enable after all dcdc/ldo output valid 128ms  0: disable  1: enable
pwroff_dly_en	3	RW	1b	POR	POWEROFF Delay 4ms after PWROK disable 0: disable 1: enable
pwroff_seq_ctrl	2	RW	0b	POR	POWEROFF Sequence Control  0: At the same time  1: the reverse of the Startup
pwrok_dly	1:0	RW	EFUSE	POR	Delay of PWROK after all power output good 00: 8ms 01: 16ms 10: 32ms 11: 64ms
sleep_cfg	0x26				
reserved	7:5	R0	0	/	
irq_wakup_en	4	RW	0b	POR	IRQ Pin low to Wakeup 0: disable 1: enable
pwrok_wakup_ind	3	RW	1b	POR	PWROK be low-level enable when Wakup  0: disable  1: enable
wakup_cfg_sel	2	RW	0b	POR	DCDC/LDO Voltage Select when Wakup  0: The Default  1: The voltage before wakup
wakup_en	1	RWLC	0b	System Reset	Wake Up enable  0: disable  1: enable
sleep_en	0	RWLC	0b	System Reset	SLEEP enable 0: disable 1: enalbe
ponlevel	0x27				
reserved	7:6	R0	0	/	
irqlevel	5:4	RW	01b	POR	IRQLEVEL config 00: 1s 01: 1.5s 10: 2s 11: 2.5s
offlevel	3:2	RW	01b	POR	OFFLEVEL config



				April,28,2019
				00: 4s
				01: 6s
				10: 8s
				11: 10s
				ONLEVEL config
				00: 128ms
1:0	RW	EFUSE	POR	01: 512ms
				10: 1s
				11: 2s
0x28				
				DCDC4 Fast Power On Start Sequence
7.6	RW	0h	POR	00~10: Start Sequence Code
1.0	IX.		TOR	11: disable
				DCDC3 Fast Power On Start Sequence
5.1	RW	Oh	₽∩₽	00~10: Start Sequence Code
0.4	IXW	00	1 OIX	11: disable
				DCDC2 Fast Power On Start Sequence
2.0	DW	Ob	DOD	00~10: Start Sequence Code
3.2	IXW	OD	TOK	
				11: disable
1.0	DW	01	DOD	DCDC1 Fast Power On Start Sequence
1:0	1:0 RW	Ob	POR	00~10: Start Sequence Code
				11: disable
0x29				
				ALDO3 Fast Power On Start Sequence
7:6	RW	0b	POR	00~10: Start Sequence Code
				11: disable
				ALDO2 Fast Power On Start Sequence
5:4	RW	0b	POR	00~10: Start Sequence Code
				11: disable
				ALDO1 Fast Power On Start Sequence
3:2	RW	0b	POR	00~10: Start Sequence Code
				11: disable
				DCDC5 Fast Power On Start Sequence
1:0	RW	0b	POR	00~10: Start Sequence Code
				11: disable
0x2A				
				CPUSLDO Fast Power On Start Sequence
	DIV	0b	POR	00~10: Start Sequence Code
7:6	I KW			1 00 10. Start Sequence Code
7:6	RW			
7:6	KW			11: disable  BLD02 Fast Power On Start Sequence
	0x28 7:6 5:4 3:2 1:0 0x29 7:6 5:4 3:2	Ox28         7:6       RW         5:4       RW         1:0       RW         Ox29       RW         5:4       RW         3:2       RW         1:0       RW         3:2       RW         1:0       RW	0x28       0b         7:6       RW       0b         5:4       RW       0b         1:0       RW       0b         0x29       0b         7:6       RW       0b         5:4       RW       0b         3:2       RW       0b         1:0       RW       0b	Ox28          7:6       RW       Ob       POR         5:4       RW       Ob       POR         3:2       RW       Ob       POR         1:0       RW       Ob       POR         7:6       RW       Ob       POR         5:4       RW       Ob       POR         3:2       RW       Ob       POR         1:0       RW       Ob       POR



X-P-UWEFS					April,28,2019
					11: disable
					BLD01 Fast Power On Start Sequence
bldo1_fstart_se	3:2	RW	0b	POR	00~10: Start Sequence Code
					11: disable
					ALDO4 Fast Power On Start Sequence
aldo4_fstart_se	1:0	RW	0b	POR	00~10: Start Sequence Code
q					11: disable
fast_pwron_c					
fg3	0x2B				
					Fast Power On Enable
fast_pwron_en	7	RW	0b	POR	0: disable
					1: enable
					Fast Wake up Enable
fast_wakup_en	6	RW	0b	POR	0: disable
					1: enable
reserved	5:4	RO	0b	/	
					DLDO2 Fast Power On Start Sequence
dldo2_fstart_se	3:2	RW	0b	POR	00~10: Start Sequence Code
q					11: disable
					DLD01 Fast Power On Start Sequence
dldo1_fstart_se	1:0	RW	0b	POR	00~10: Start Sequence Code
q	1.0			1 011	11: disable
adc_ch_en0	0x30				
reserved	7:6	RO	0	/	
				<u>.</u>	general purpose ADC channel enable
gpadc_ch_en	5	RW	0b	POR	0: disable
0					1: enable
					die temperature measure ADC channel
	4	RW	0b	POR	enable
tdie_ch_en					0: disable
					1: enable
					system voltage voltage measure ADC
				POR	channel enable
vsys_ch_en	3	RW	0b		0: disable
					1: enable
					vbus voltage measure ADC channel enable
vbus_ch_en	2	RW	0b	POR	0: disable
	2	15.11		1 010	1: enable
ts_ch_en					TS pin measure ADC channel enable
	1	RW	1b	POR	0: disable
	1	Ku	10	1 OIV	1: enable
					battery voltage measure ADC channel
vbat_ch_en	0	DW	114	DOD	
	U	IVW	10	I ON	
vbat_ch_en	0	RW	1b	POR	enable 0: disable



					1: enable
vbat_h	0x34				11 0.10320
Vbac_ii	UNUT				ch_dbg_en_1 is ch_dbg_en[1:0]
					ch_dbg_en:
			0ъ		000: disable
					001: vbat use all channels
					010: ts use all channels
ch_dbg_en_l	7:6	RW		POR	011: vbus use all channels
					100: vsys use all channels
					101: tdie use all channels
					110: gpadc use all channels
					111: reserved
vbat_h	5:0	RO	0b	POR	vbat[13:8]
vbat_1	0x35				
vbat_l	7:0	RO	0b	POR	vbat[7:0]
ts_h	0x36				
<del></del>					ADC in low frequence sample mode when
	_	D.W.	4.1	non	PWROFF and Battery only enable(64s)
adc_lf_en	7	RW	1b	POR	0: disable
					1: enable
ch_dbg_en_h	6	RW	0b	POR	ch_dbg_en_h is ch_dbg_en[2]
ts_h	5:0	RO	0b	POR	ts[13:8]
ts_1	0x37				
ts_1	7:0	RO	0b	POR	ts[7:0]
vbus_h	0x38				
reserved	7:6	RO	0	/	
vbus_h	5:0	RO	0b	POR	vbus[13:8]
vbus_1	0x39				
vbus_l	7:0	RO	0b	POR	vbus[7:0]
vsys_h	0x3A				
reserved	7:6	RO	0	/	
vsys_h	5:0	RO	0b	POR	vsys[13:8]
vsys_1	0x3B				
vsys_l	7:0	RO	0b	POR	vsys[7:0]
tdie_h	0x3C				
reserved	7:6	RO	0	/	
tdie_h	5:0	RO	0b	POR	tdie[13:8]
tdie_1	0x3D				
tdie_l	7:0	RO	0b	POR	tdie[7:0]
gpadc_h	0x3E				
reserved	7:6	RO	0	/	
gpadc_h	5:0	RO	0b	POR	gpadc[13:8]
gpadc_1	0x3F				



					April,28,2019
gpadc_l	7:0	RO	0b	POR	gpadc[7:0]
irq_en0	0x40				
					SOC drop to Warning Level2
socwl2_irq_en	7	RW	1b	System Reset	IRQ(socw12_irq) enable
300w12_11q_cn	'	100	10	System Reset	0: disable
					1: enable
			1b		SOC drop to Warning Level1
socwl1_irq_en	6	RW		System Reset	IRQ(socwl1_irq) enable
socwii_iiq_en	0	IXW		System Reset	0: disable
					1: enable
					Gauge Watchdog Timeout IRQ(gwdt_irq)
	-	DW	11.	Contam Baset	enable
gwdt_irq_en	5	RW	1b	System Reset	0: disable
					1: enable
					Gauge New SOC IRQ(lowsoc_irq) enable
newsoc_irq_en	4	RW	1b	System Reset	0: disable
					1: enable
					Battery Over Temperature in Charge mode
		DW	4.		IRQ(bcot_irq) enable
bcot_irq_en	3	RW	1b	System Reset	0: disable
					1: enable
				System Reset	Battery Under Temperature in Charge mode
					IRQ(bcut_irq) enable
bcut_irq_en	2	RW	1b		0: disable
					1: enable
					Battery Over Temperature in Work mode
	1	RW	1b	System Reset	<pre>IRQ(bwot_irq) enable</pre>
bwot_irq_en					0: disable
					1: enable
					Battery Under Temperature in Work mode
			1b	System Reset	<pre>IRQ(bwut_irq) enable</pre>
bwut_irq_en	0	RW			0: disable
					1: enable
irq_en1	0x41				
<del></del>		1			VBUS Insert IRQ(vinsert_irq) enable
vinsert_irq_en	7	RW	1b	System Reset	0: disable
			10		1: enable
vremove_irq_en				System Reset	VBUS Remove IRQ(vremove_irq) enable
	6	RW	1b		0: disable
				-	1: enable
					Battery Insert IRQ(binsert_irq) enable
binsert_irq_en	5	RW	1b	System Reset	0: disable
				,	1: enable
bremove_irq_en	4	RW	1b	System Reset	Battery Remove IRQ(bremove_irq) enable
22 0m0 , 0_11 q_011		1	10	S,Scom Robert	233331, Remove Ind (oromove_ird) chapte



X-P UWEPS					April,28,2019
					0: disable
					1: enable
					POWERON Short PRESS IRQ(ponsp_irq_en)
		P.W.	4.1	G	enable
pons_irq_en	3	RW	1b	System Reset	0: disable
					1: enable
					POWERON Long PRESS IRQ(ponlp_irq) enable
ponl_irq_en	2	RW	1b	System Reset	0: disable
					1: enable
					POWERON Negative Edge IRQ(ponne_irq_en)
					enable
ponn_irq_en	1	RW	0b	System Reset	0: disable
					1: enable
					POWERON Positive Edge IRQ(ponpe_irq_en)
					enable
ponp_irq_en	0	RW	0b	System Reset	0: disable
					1: enable
irq_en2	0x42				T. Chapte
11 q_enz	0.42				Watchdog Expire IRQ(wdexp_irq) enable
wdexp_irq_en	7	RW	Oh	System Reset	0: disable
wdexp_frq_en	1	I(W	0b	System Reset	1: enable
14 :	6	RW	1b	System Reset	LDO Over Current IRQ(ldooc_irq) enable
ldooc_irq_en					0: disable
					1: enable
		RW	0b	System Reset	BATFET Over Current Protection
bocp_irq_en	5				IRQ(bocp_irq) enable
					0: disable
					1: enable
		RW		System Reset	Battery charge done IRQ(chgdn_irq)
chgdn_irq_en	4		1b		enable
					0: disable
					1: enable
					Charger start IRQ(chgst_irq) enable
chgst_irq_en	3	RW	1b	System Reset	0: disable
					1: enable
dotl1_irq_en					DIE Over Temperature level1
	2	RW	1b	System Reset	IRQ(dotl1_irq) enable
	2	KW	16		0: disable
					1: enable
chgte_irq_en	1	RW	1b	System Reset	Charger Safety Timer1/2 expire
					IRQ(chgte_irq) enable
					0: disable
					1: enable
bovp_irq_en	0	RW	1b	System Reset	Battery Over Voltage Protection
	1	1			<u> </u>



Jan ower c					Apin,28,2019
					IRQ(bovp_irq) enable
					0: disable
					1: enable
irq0	0x48				
					SOC drop to Warning Level IRQ
					0: no irq
socw12_irq	7	RW1C	0b	POR	1: irq
					when SOC >= Warning Level or SOC <
					Shundown Level to clear it
					SOC drop to Shutdown Level IRQ
					0: no irq
socwl1_irq	6	RW1C	0b	POR	1: irq
					when SOC >= Shutdown Level to clear it
					Gauge Watchdog Timeout IRQ
gwdt_irq	5	RW1C	0b	POR	0: no irq
0 _ 1					1: irg
					Gauge New SOC IRQ
newsoc_irq	4	RW1C	0b	POR	0: no irq
				1 OK	1: irq
					Battery Over Temperature in Charge mode
					IRQ
bcot_irq	3	RW1C	0b	POR	0: no irq
5000_114		K"10	0.5	TOR	1: irq
					Battery Temperature to normal to clear it
					Battery Under Temperature in Charge mode
					IRQ
bcut_irq	2	RW1C	0b	POR	0: no irq
bcut_11q	2	KW1C	OD	TOR	1: irq
					Battery Temperature to normal to clear it
		1			Battery Over Temperature in Work mode IRQ
					0: no irq
bwot_irq	1	RW1C	0b	System Reset	
					1: irq
					Battery Temperature to normal to clear it
					Battery Under Temperature in Work mode
house in-		DW1C	01.	Creation Desire	IRQ
bwut_irq	0	RW1C	0b	System Reset	0: no irq
					1: irq
	0.40	1			Battery Temperature to normal to clear it
irql	0x49	1			UDUG I TES
					VBUS Insert IRQ
vinsert_irq	7	RW1C	0b	POR	0: no irq
					1: irq
		<u> </u>			VBUS Remove to clear it
vremove_irq	6	RW1C	0b	POR	VBUS Remove IRQ



					April,28,2019
					0: no irq
					1: irq
					VBUS Insert to clear it
					Battery Insert IRQ
himmed inc	_	DW1C	01.	DOD	0: no irq
binsert_irq	5	RW1C	0b	POR	1: irq
					Battery Remove to clear it
					Battery Remove IRQ
h	4	RW1C	0b	POR	0: no irq
bremove_irq	4	KWIC	UD	FUR	1: irq
					Battery Insert to clear it
					POWERON Short PRESS IRQ
pons_irq	3	RW1C	0b	System Reset	0: no irq
					1: irq
					POWERON Long PRESS IRQ
ponl_irq	2	RW1C	0b	System Reset	0: no irq
				, 1 1.0500	1: irq
					POWERON Negative Edge IRQ
ponn_irq	1	RW1C	0b	System Reset	0: no irq
					1: irq
	0	RW1C	0b	System Reset	POWERON Positive Edge IRQ
ponp_irq					0: no irq
					1: irq
irq2	0x4A				
-					Watchdog Expire IRQ
wdexp_irq	7	RW1C	0b	POR	0: no irq
					1: irq
					LDO Over Current IRQ
	6	RW1C	0b	System Reset	0: no irq
ldooc_irq					1: irq
					LDO Current to normal to clear it
	1	1			BATFET Over Current Protection IRQ
bocp_irq	5	RW1C	0b	POR	0: no irq
					1: irq
					Battery charge done IRQ
chgdn_irq					0: no irq
	4	RW1C	0b	POR	1: irq
					Battery charge start to clear it
chgst_irq		RW1C	0b	POR	Battery charge start IRQ
	3				0: no irq
					1: irq
					Battery charge done to clear it
					DIE Over Temperature level1 IRQ
dotl1_irq	2	RW1C	0b	POR	
_ <del>-</del>					0: no irq



X-Power.					April,28,2019
					1: irq
					DIE Temperature to normal to clear it
					Charger Safety Timer1/2 expire IRQ
chgte_irq	1	RW1C	0b	POR	0: no irq
					1: irq
					Battery Over Voltage Protection IRQ
		D.W. 4. G			0: no irq
bovp_irq	0	RW1C	0b	POR	1: irq
					Battery Voltage to normal to clear it
ts_cfg	0x50				
reserved	7:5	RO	0	/	
					TS PIN function select:
					0: TS pin is the battery temperature
ts_func	4	RW	EFUSE	POR	sensor input and will affect the charger
1					1: TS pin is the external fixed input and
					doesn't affect the charger
					TS current source on/off enable
					00: off
					01: on when TS channel of ADC is enabled
ts_src_en	3:2	RW	EFUSE	POR	10: on only when TS channel is working and
					off when others channel is working
					11: always on
					current source to TS pin config
					00: 20uA
ts_curr	1:0	RW	10b	POR	01: 40uA
_					10: 50uA
					11: 60uA
ts_hys12h	0x52				
					hysteresis for TS from low go to normal
ts_hys12h	7:0	RW	2h	POR	Thys = N*16mV (default 32mV)
ts hysh21	0x53				, , ,
					hysteresis for TS from high go to normal
ts_hysh21	7:0	RW	1h	POR	Thys = N*4mV (default 4mV)
vltf_chg	0x54				(0.000000000000000000000000000000000000
	JAO1				VLTF in voltage of charge config
vltf_chg	7:0	RW	29h	POR	VLTF = N*32 mV (default is about 0deg)
AT CT_CHR		IV.	2911	AU 1	This is also T1 of JEITA
vhtf_chg	0x55	1			mad ad dadd at of Jami
· · · · · · · · · · · · · · · · · · ·	OAUU				VHTF in voltage of charge config
vhtf_chg	7:0	RW	58h	POR	VHTF = N*2 mV (default is about 55deg)
viioi_ciig	1.0	101	2011	1 011	This is also T4 of JEITA
vltf_work	0x56				INTO TO GIOU IT OF JETTA
AT CT _WOLK	OGXO				VITE in voltage of work config
vltf_work	7:0	RW	3Eh	POR	VLTF in voltage of work config
					VLTF = N*32 mV (default is about -10deg)



A-F UWEFS		1	·		April,28,2019
vhtf_work	0x57				
vhtf_work	7:0	RW	4Ch	POR	VHTF in voltage of work config VHTF = N*2 mV (default is about 60deg)
jeita_cfg	0x58				
reserved	7:6	RO	0	/	
					JEITA Standard Enable
jeita_en	0	RW	EFUSE	POR	0: disable
					1: enable
jeita_cv_cfg	0x59				
reserved	7	RO	0	/	
					Current fall of Warm in JEITA Standard
jwarm_ifall	6	RW	0b	POR	0: 100%
					1: 50%
reserved	5	RO	0	/	
					Current fall of Cool in JEITA Standard
jcool_ifall	4	RW	1b	POR	0: 100%
					1: 50%
					Voltage fall of Warm in JEITA Standard
					OO: OmV
jwarm_vfall	3:2	RW	01b	POR	01: 4.1/4.2/4.35/4.4V的1档位
					10: 4.1/4.2/4.35/4.4V的2档位
					11: reserved
					Voltage fall of Cool in JEITA Standard
					OO: OmV
jcool_vfall	1:0	RW	00b	POR	01: 4.1/4.2/4.35/4.4V的1档位
					10: 4.1/4.2/4.35/4.4V的2档位
					11: reserved
jeita_cool	0x5A				
					Cool Temprature(T2) in voltage of charge
jeita_cool	7:0	RW	37h	POR	config
					VHTF = N*16 mV (default is about 10deg)
jeita_warm	0x5B				
					Warm Temprature(T3) in voltage of charge
jeita_warm	7:0	RW	1Eh	POR	config
					VHTF = N*8 mV (default is about 45deg)
ts_cfg_data_	050				
h	0x5C				
reserved	7:6	RO	0	/	
ts_cfg_data_h	5:0	RW	2h	POR	ts_cfg_data[13:8]
ts_cfg_data_	υ≁ድ <i>⊔</i> ————————————————————————————————————				
1	0x5D				
					ts_cfg_data[7:0], ts_cfg_data is TS
ts_cfg_data_l	7:0	RW	58h	POR	Voltage configured by MCU when ts_ch_en
					= 0b



chg_cfg	0x60				Aprii,20,2019
reserved	7:2	RO	0	/	
vrechg_rechg_en	1	RW	1b	POR	Recharge with Battery Voltage below Vrechg enable 0: disable 1: enable
gauge_rechg_en	0	RW	0b	POR	Recharge with Egauge SOC Level enable  0: disable  1: enable
iprechg_cfg	0x61				
reserved	7:4	RO	0	/	
iprechg_cfg	3:0	RW	0101b	POR	Precharge current limit:  25*N mA  0000: 0mA  0001: 25mA  0010: 50mA  0011: 75mA  0100: 100mA  0101: 125mA  0110: 150mA  0111: 175mA  1000: 200mA
icc_cfg	0x62				
reserved	7:5	RO	0	/	
icchg_cfg	4:0	RW	{EFUSE, 0b	POR	constant current charge current limit: 25*N mA if N<=8 200+100*(N-8) mA if N>8 00000: 0mA 00100: 100mA 00101: 125mA 00110: 150mA 00111: 175mA 01000: 200mA 01001: 300mA 01010: 400mA
					01100: 600mA 01101: 700mA 01110: 800mA 01111: 900mA 10000: 1000mA others: reserved



ų.		DO.	0.1	,	
reserved	7:5	RO	0b	/	
					Charging termination of current enable
iterm_en	4	RW	1b	System Reset	0: disable
					1: enable
					Termination current limit:
					25*N mA
					0000: OmA
					0001: 25mA
					0010: 50mA
itam of a	3:0	DW	0101b	POR	0011: 75mA
iterm_cfg	3:0	RW	01016	PUR	0100: 100mA
					0101: 125mA
					0110: 150mA
					0111: 175mA
					1000: 200mA
					1001~1111: reserved
chg_v_cfg	0x64				
reserved	7:3	RO	0	/	
					Charge voltage limit
					000: 4.6V
		RW	011b	POR	001: 4.0V
					010: 4.1V
vterm_cfg	2:0				011: 4. 2V
					100: 4.35V
					101: 4.4V
					11X: reserved
tregu_thld	0x05				TIM Tebel red
reserved	7:2	RO	0	/	
reserved	1.2	NO	U	/	Thermal regulation threshold
					00: 60deg
two grant bld	1:0	RW	10b	System Reset	01: 80deg
tregu_thld	1:0	I.W	100	System Reset	
					10: 100deg
1 4	0.07				11: 120deg
chg_tmr_cfg	0x07				0 1 1 2 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1
					safety timer1/2 setting during DPM or
					thermal regulation
tmr_dt_en	7	RW	1b	POR	0: safety timer not slowed during input
					DPM or thermal regulation
					1: safety timer slowed during input DPM
					or thermal regulation
					charge done safe timer enable
chg_tmr2_en	6	RW	1b	POR	0: disable
					1: enable
chg_tmr2_cfg	5:4	RW	10b	POR	charge done safety timer config



A-F UWEFS					April,28,2019
					00: 5hours
					01: 8hours
					10: 12hours
					11: 20hours
reserved	3	RO	0	/	
					pre-charge safe timer enable
chg_tmr1_en	2	RW	1b	POR	0: disable
3					1: enable
					pre-charge safe timer config
					00: 40mins
chg_tmrl_cfg	1:0	RW	10b	POR	01: 50mins
0118_01111_018	1.0	IX.	100	TOR	10: 60mins
					11: 70mins
Lat dat	0x68				11. (OIIIIIIS
bat_det		DO.	0		
reserved	7:1	RO	0	/	
			4.		battery detection enable
bat_det_en	0	RW	1b	POR	0: disable
					1: enable
chgled_cfg	0x69				
reserved	7:6	RO	0	/	
					CHGLED pin output whe the register of
					chgled_func is set to 10b
.11	F . 4	RW	00b	System Reset	00: Hiz;
chgled_out_ctrl	5:4	KW	000	System Reset	01: Low/Hiz 25%/75% duty 1Hz;
					10: Low/Hiz 25%/75% duty 4Hz;
					11: drive low;
reserved	3	RO	0	/	
					CHGLED pin display function config
					00: dispaly with type A function
					01: display with type B function
chgled_func	2:1	RW	EFUSE	POR	10: output controlled by the register of
					chgled_out_ctrl
					11: reserved
					CHGLED pin enable
abalad as	0	DW	11.	DOD	
chgled_en	0	RW	1b	POR	0: disable CHGLED pin function
1. 1. 0	0.01				1: enable CHGLED pin function
btn_chg_cfg	0x6A	D.C.		,	
reserved	7:3	RO	0	/	
					Button Battery charge termination
					voltage
btn_chg_cfg	2:0	RW	011b	POR	2.6~3.3V, 100mV/step, 8steps
2 011_0118_018	2.0		0110	1 010	000: 2.6V
					001: 2.7V
					1



X-P UWEP'S			-		April,28,2019
					011: 2.9V
					100: 3.0V
					101: 3.1V
					110: 3.2V
					111: 3.3V
dcdc_cfg0	0x80				
reserved	7	RO	0b	/	
					force DCDC work in CCM mode
$dcdc\_fccm$	6	RW	0b	System Reset	0: disable
					1: enable
					DVM voltage ramp control
dvm_speed	5	RW	0b	System Reset	0: 15.625 us/step
					1: 31.250 us/step
					DCDC5 enable
dcdc5_en	4	RW	EFUSE	System Reset	0: disable
					1: enable
					DCDC4 enable
dcdc4_en	3	RW	EFUSE	System Reset	0: disable
					1: enable
					DCDC3 enable
dcdc3_en	2	RW	EFUSE	System Reset	0: disable
					1: enable
					DCDC2 enable
dcdc2_en	1	RW	EFUSE	System Reset	0: disable
					1: enable
					DCDC1 enable(EFUSE.aldo1_start_seq=7 时
1 1 1		DW	PPMOP		default=0,否则 default=1)
dcdc1_en	0	RW	EFUSE	System Reset	0: disable
					1: enable
dcdc_cfg1	0x81				
					DCDC frequency spread enable
dcdc_fspd_en	7	RW	0b	System Reset	0: disable
					1: enable
					DCDC frequency spead range contrl
dcdc_fspd_ctrl	6	RW	0b	System Reset	0: 50KHz
					1: 100kHz
					DCDC4 PWM/PFM Control
dcdc4_mode	5	RW	0b	System Reset	0: Auto Switch
					1: Always PWM
					DCDC3 PWM/PFM Control
dcdc3_mode	4	RW	0b	System Reset	0: Auto Switch
					1: Always PWM
					DCDC2 PWM/PFM Control
dcdc2_mode	3	RW	0b	System Reset	0: Auto Switch
					11000 0111011



T T OWEI O					Aprii,28,2019
					1: Always PWM
					DCDC1 PWM/PFM Control
dcdc1_mode	2	RW	0b	System Reset	0: Auto Switch
					1: Always PWM
					DCDC UVP debounce time config
					00: 60us
dcdc_uvp_dbc	1:0	RW	00b	POR	01: 120us
					10: 180us
					11: 240us
dcdc1_cfg	0x82				
reserved	7:5	RO	0	/	
					DCDC1 output voltage config
					1.5~3.4V,100mV/step,20steps
					00000: 1.5V
dcdc1_out	4:0	RW	EFUSE	System Reset	00001: 1.6V
					10011: 3.4V
					10100~11111: reserved
dcdc2_cfg	0x83				
					DCDC2 DVM enable control
dcdc2_dvm_en	7	RW	0b	System Reset	0: disable
					1: enable
					DCDC2 output voltage config
					0.5~1.2V,10mV/step,71steps
					1.22~1.54V,20mV/step,17steps
					0000000: 0.50V
					0000001: 0.51V
dcdc2_out	6:0	RW	EFUSE	System Reset	1000110: 1.20V
					1000111: 1.22V
					1001000: 1.24V
					1010111: 1.54V
					1011000~11111111: reserved
dcdc3_cfg	0x84				
					DCDC3 DVM enable control
dcdc3_dvm_en	7	RW	0b	System Reset	0: disable
					1: enable
					DCDC3 output voltage config
					0.5~1.2V,10mV/step,71steps
					1. 22~1.54V, 20mV/step, 17steps
dcdc3_out	6:0	RW	EFUSE	System Reset	1.6~3.4V,100mV/step,19steps
					0000000: 0.50V
					0000001: 0.51V



X-F UWEFS					April,28,2019
					1000110: 1.20V
					1000111: 1.22V
					1001000: 1.24V
					1010111: 1.54V
					1011000: 1.60V
					1011001: 1.70V
					1101011: 3.40V
					1101101. 3.40v 1101100~1111111: reserved
doda4 ofa	0x85				1101100 1111111. Teserveu
dcdc4_cfg reserved	7	RO	0	/	
1eserveu	'	KO		/	DCDC4 output voltage config
					0.5°1.2V, 10mV/step, 71steps
					1.22~1.84V, 20mV/step, 32steps
					0000000: 0.50V
					0000001: 0.51V
dcdc4_out	6:0	RW	EFUSE	System Reset	
				_,	1000110: 1.20V
					1000111: 1.22V
					1001000: 1.24V
					1100110: 1.84V
					1100111~1101000: reserved
dcdc5_cfg	0x86				
reserved	7:6	RO	0	/	
					slow down dcdc5 frequency compensation
1	_	DW	01	C + P +	enable
slow_compen	5	RW	0b	System Reset	0: disable
					1: enable
					DCDC5 output voltage config
					1.4~3.7V,100mV/step,24steps
					00000: 1.4V
dcdc5_out	4:0	RW	EFUSE	System Reset	00001: 1.5V
40400_041	1.0	14.11	BI COL	By Brem Reber	
					10111: 3.7V
					11000~11111: reserved
dcdc_oc_cfg	0x87				11000 IIIII. 16561 veu
reserved	7:6	RO	0	/	
1 G9G1 A GR	1.0	NO	U	/	DCDC3 OC threshold config:
					00: 3A
dcdc3_oc	5:4	RW	EFUSE	POR	
					01: 3.5A
					10: 4A



T T OWEI S					Aprii,28,2019
					11: 5A
					DCDC2 OC threshold config:
					00: 2.5A
dcdc2_oc	3:2	RW	EFUSE	POR	01: 3A
					10: 3.5A
					11: 4A
					DCDC1 OC threshold config:
					00: 2.5A
dcdc1_oc	1:0	RW	EFUSE	POR	01: 3A
					10: 3.5A
					11: 4A
ldo_en_cfg0	0x90				
					dldo1 enable
dldo1_en	7	RW	EFUSE	System Reset	0: disable
					1: enable
					cpusldo enable
cpusldo_en	6	RW	EFUSE	System Reset	0: disable
					1: enable
					bldo2 enable
bldo2_en	5	RW	EFUSE	System Reset	0: disable
					1: enable
					aldo1 enable
bldo1_en	4	RW	EFUSE	System Reset	0: disable
					1: enable
					aldo4 enable
aldo4_en	3	RW	EFUSE	System Reset	0: disable
					1: enable
					aldo3 enable
aldo3_en	2	RW	EFUSE	System Reset	0: disable
					1: enable
					aldo2 enable
aldo2_en	1	RW	EFUSE	System Reset	0: disable
					1: enable
					aldo1 enable(EFUSE.aldo1_start_seq=7 时
aldo1_en	0	RW	EFUSE	System Reset	default=0,否则 default=1)
ardor_en		IV.	ELUSE	System Neset	0: disable
					1: enable
ldo_en_cfg1	0x91				
reserved	7:1	RO	0	/	
					dldo2 enable
dldo2_en	0	RW	EFUSE	System Reset	0: disable
					1: enable
aldo1_cfg	0x92				
reserved	7:5	RO	0	/	



X-P UWEFS					April,28,2019	
aldo1_out	4:0	RW	EFUSE	System Reset	aldo1 output voltage config  0.5~3.5V, 100mV/step, 31steps  00000: 0.5V  00001: 0.6V  11110: 3.5V  11111: reserved	
aldo2_cfg	0x93					
reserved	7:5	RO	0	/		
aldo2_out	4:0	RW	EFUSE	System Reset	aldo2 output voltage config 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: reserved	
aldo3_cfg	0x94					
reserved	7:6	RO	0	/		
aldo3_out	4:0	RW	EFUSE	System Reset	aldo3 output voltage config  0.5~3.5V, 100mV/step, 31steps  00000: 0.5V  00001: 0.6V  11110: 3.5V  11111: reserved	
aldo4_cfg	0x95					
reserved	7:6	RO	0	/		
aldo4_out	4:0	RW	EFUSE	System Reset	aldo4 output voltage config  0.5~3.5V, 100mV/step, 31steps  00000: 0.5V  00001: 0.6V  11110: 3.5V  11111: reserved	
bldol_cfg	0x96					
reserved	7:5	RO	0	/		
bldo1_out	4:0	RW	EFUSE	System Reset	bldo1 output voltage config 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V  11110: 3.5V	
					11111: reserved	




reserved	7:5	RO	0	/	Aprii,28,2019
23302704	1.0	1.0		/	bldo2 output voltage config
					0.5~3.5V, 100mV/step, 31steps
					00000: 0.5V
bldo2_out	4:0	RW	EFUSE	System Reset	00001: 0.6V
D1002_00t	4.0	I(W	ELOSE	System Reset	
					11110: 3.5V
cpusldo_cfg	0x98				11111: reserved
reserved	7:5	RO	0	/	
reserved	7:0	KU	0	/	cpusldo output voltage config
					0.5~1.4V, 50mV/step, 20steps
					0.5 1.4v, 50mv/step, 20steps 00000: 0.50V
1.1	4.0	DW	PPLICE	C , D	
cpusldo_out	4:0	RW	EFUSE	System Reset	00001: 0.55V
					10011 1 40V
					10011: 1.40V
11.1.4	0.00				10100~11111: reserved
dldo1_cfg	0x99				
reserved	7:5	RO	0	/	
					dldol output voltage config
					0.5~3.5V, 100mV/step, 31steps
					00000: 0.5V
dldo1_out	4:0	RW	EFUSE	System Reset	00001: 0.6V
					11110: 3.5V
					11111: reserved
dldo2_cfg	0x9A				
reserved	7:5	RO	0	/	
					dldo2 output voltage config
					0.5~1.4V, 50mV/step, 20steps
					00000: 0.50V
dldo2_out	4:0	RW	EFUSE	System Reset	00001: 0.55V
					10011: 1.40V
					10100~11111: reserved
ip_ver	0x00				
ip_ver	7:0	RO	01h	POR	Egauge IP version
brom	0x01				
brom	7:0	RW	XX	POR	Battery parameter ROM
config	0x02				
reserved	7:6	RO	0b	/	reserved
reserved	5	RW	0b	POR	reserved
		DW	0.1		ROM or SRAM select
rom_sel	4	RW	0b	POR	1: select sram;



					0: select rom;	
reserved	3:1	RO	0b	/	reserved	
					brom writer control	
bromup_en	0	RW	0b	POR	1:enable	
					0:disable	
soc	0x04					
soc	7:0	RO	00h	POR	battery persentage	

# 9. Application Information

## 9.1 Typical Application





# 10.Package and Ordering Information

## 10.1 Package Information

AXP2101 package is QFN5\*5, 40-pin. Figure 10-1 shows AXP2101 package.

待提供

Figure 10-1 Package Information

## 10.2 Marking information

Figure 10-2 shows AXP2101 marking.

待提供

Figure 10-2 AXP2101 Marking

Table 10-1 describes AXP2101 marking information.

Table 10-1 AXP2101 Marking Definitions

No.	Marking	Description	Fixed/Dynamic
1	AXP2101	Product name	Fixed
2	LLLLLCB	Lot number	Dynamic
3	XXX1	Date code	Dynamic
4		X-POWERS logo	Fixed
5	White dot	Package pin 1	Fixed

### 10.3 Carrier

Table 10-2 shows AXP2101 tray carrier information

Table 10-2 Tray Carrier Information

Item	Color	Size
Aluminum foil bags	Silvery white	540mm x 300mm x 0.14mm
Pearl cotton cushion(Vacuum bag)	White	12mm x 680mm x 185mm
Pearl cotton cushion (The Gap between vacuum bag and inside box)	White	Left-Right:12mm x 180mm x 85mm Front-Back:12mm x 350mm x 70mm
Inside Box	White	396mm x 196mm x 96mm
Outside Box	White	420mm x 410mm x 320mm

Figure 10-3 shows tray dimension drawing of AXP2101.






Figure 10-3 Tray Dimension Drawing

Table 10-3 shows AXP2101 packing quantity.

Table 10-3 Packing Quantity Information

Туре	Quantity	Part Number
Tray	490pcs/Tray	AXP2101
Hay	10Trays/package	AAF 2101

# 10.4 Storage

#### 10.4.1 Moisture Sensitivity Level(MSL)

A package's MSL indicates its ability to withstand exposure after it is removed from its shipment bag, a low MSL device sample can be exposed on the factor floor longer than a high MSL device sample. ALL MSL are defined in Table 10-4.

Table 10-4 MSL Summary

MSL	Out-of-bag floor life	Comments
1	Unlimited	≤30°C/85%RH
2	1 year	≤30°C/60%RH
2a	4 weeks	≤30°C/60%RH
3	168 hours	≤30°C/60%RH
4	72 hours	≤30°C/60%RH
5	48 hours	≤30°C/60%RH
5a	24 hours	≤30°C/60%RH
6	Time on Label(TOL)	≤30°C/60%RH

AXP2101 device samples are classified as MSL3.



#### 10.4.2 Bagged Storage Conditions

The shelf life of AXP2101 are defined in Table 10-5.

Table 10-5

Packing mode	Vacuum packing
Storage temperature	20℃~26℃
Storage humidity	40%~60%RH
Shelf life	6 months

#### 10.4.3 Out-of-bag Duration

It is defined by the device MSL rating. The out-of-bag duration of AXP2101 is as follows.

Table 10-6 Out-of-bag Duration

Storage temperature	20℃~26℃
Storage humidity	40%~60%RH
Moisture Sensitivity Level(MSL)	3
Floor life	168 hours

For no mention of storage rules in this document, please refer to the latest IPC/JEDEC J-STD-020C.

## 10.5 Baking

It is not necessary to bake AXP2101 if the conditions specified in Section 16.4.2 and Section 16.4.3 have not been exceeded. It is necessary to bake AXP2101 if any condition specified in Section 10.4.2 and Section 10.4.3 have been exceeded.

It is necessary to bake AXP2101 if the storage humidity condition has been exceeded. We recommend that the device sample removed from its vacuum bag more than 2 days should be baked to guarantee production.

Table 10-7 Baking Conditions


Surrounding	Bake@125℃	Note
Nitrogen	8 hours	Recommended condition. Not exceed 3 times.
Air	2 hours	Acceptable condition. Not exceed 3 times.

CAUTION: If baking is required, the devices must be transferred into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature

#### 11. Reflow Profile

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

Figure 10-1 shows the typical reflow profile of AXP2101 device sample.





### Figure 11-1 AXP2101 Typical Reflow Profile

Reflow profile conditions of AXP2101 device sample is given in Table 11-1.

### Table 11-1 AXP2101 Reflow Profile Conditions

	QTI typical SMT reflow profile conditions (for reference only)	
	Step	Reflow condition
Environment	N2 purge reflow usage (yes/no)	Yes, N2 purge used
	If yes, O2 ppm level	O2 < 1500 ppm
А	Preheat ramp up temperature range	<b>25</b> ℃ -> <b>150</b> ℃
В	Preheat ramp up rate	1.5~2.5 °C/sec
С	Soak temperature range	150°C -> 190°C
D	Soak time	80~110 sec
E	Liquidus temperature	<b>217</b> ℃
F	Time above liquidus	60-90 sec
G	Peak temperature	<b>240-250</b> ℃
Н	Cool down temperature rate	≤4°C/sec



#### **Declaration**

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF X-POWERS. REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF X-POWERS AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE PURCHASED PRODUCTS, SERVICES AND FEATURES ARE STIPULATED BY THE CONTRACT MADE BETWEEN X-POWERS AND THE CUSTOMER. PLEASE READ THE TERMS AND CONDITIONS OF THE CONTRACT AND RELEVANT INSTRUCTIONS CAREFULLY BEFORE USING, AND FOLLOW THE INSTRUCTIONS IN THIS DOCUMENTATION STRICTLY. X-POWERS ASSUMES NO RESPONSIBILITY FOR THE CONSEQUENCES OF IMPROPER USE(INCLUDING BUT NOT LIMITED TO OVERVOLTAGE, OVERCLOCK, OR EXCESSIVE TEMPERATURE).

THE INFORMATION FURNISHED BY X-POWERS IS PROVIDED JUST AS A REFERENCE OR TYPICAL APPLICATIONS. ALL STATEMENTS, INFORMATION, AND RECOMMENDATIONS IN THIS DOCUMENT DO NOT CONSTITUTE A WARRANTY OF ANY KIND, EXPRESS OR IMPLIED. X-POWERS RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE.

NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF X-POWERS. THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. X-POWERS SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. X-POWERS SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.