Pseudoinstructions follow roughly the same conventions, but omit instruction encoding information. For example:

Multiply (without overflow)

```
mul rdest, rsrc1, src2 pseudoinstruction
```

In pseudoinstructions, rdest and rsrc1 are registers and src2 is either a register or an immediate value. In general, the assembler and SPIM translate a more general form of an instruction (e.g., add v1, a0, v55) to a specialized form (e.g., add v1, a0, v55).

Arithmetic and Logical Instructions

Absolute value

```
abs rdest, rsrc pseudoinstruction
```

Put the absolute value of register rsrc in register rdest.

Addition (with overflow)

Addition (without overflow)


Put the sum of registers rs and rt into register rd.

Addition immediate (with overflow)

Addition immediate (without overflow)


Put the sum of register rs and the sign-extended immediate into register rt.

AND




Put the logical AND of registers rs and rt into register rd.

AND immediate




Put the logical AND of register rs and the zero-extended immediate into register rt.

Count leading ones




Count leading zeros




Count the number of leading ones (zeros) in the word in register rs and put the result into register rd. If a word is all ones (zeros), the result is 32.

Divide (with overflow)



Divide (without overflow)



Divide register rs by register rt. Leave the quotient in register 10 and the remainder in register hi. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

Divide (with overflow)

div rdest, rsrc1, src2 pseudoinstruction

Divide (without overflow)

Put the quotient of register rsrc1 and src2 into register rdest.

Multiply

mult rs, rt
$$\begin{bmatrix} 0 & rs & rt & 0 & 0x18 \end{bmatrix}$$

Unsigned multiply

Multiply registers rs and rt. Leave the low-order word of the product in register 10 and the high-order word in register hi.

Multiply (without overflow)


Put the low-order 32 bits of the product of rs and rt into register rd.

Multiply (with overflow)

Unsigned multiply (with overflow)

Put the low-order 32 bits of the product of register rsrc1 and src2 into register rdest.

Multiply add



Unsigned multiply add

Multiply registers rs and rt and add the resulting 64-bit product to the 64-bit value in the concatenated registers lo and hi.

Multiply subtract

Unsigned multiply subtract

Multiply registers rs and rt and subtract the resulting 64-bit product from the 64-bit value in the concatenated registers lo and hi.

Negate value (with overflow)

Negate value (without overflow)

Put the negative of register rsrc into register rdest.

NOR

Put the logical NOR of registers rs and rt into register rd.

NOT

pseudoinstruction

Put the bitwise logical negation of register rsrc into register rdest.

OR

Put the logical OR of registers rs and rt into register rd.

OR immediate

Put the logical OR of register rs and the zero-extended immediate into register rt.

Remainder


Unsigned remainder

Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

Shift left logical

Shift left logical variable


Shift right arithmetic



Shift right arithmetic variable



Shift right logical



Shift right logical variable




Shift register rt left (right) by the distance indicated by immediate shamt or the register rs and put the result in register rd. Note that argument rs is ignored for sll, sra, and srl.

Rotate left

Rotate right

Rotate register rsrc1 left (right) by the distance indicated by rsrc2 and put the result in register rdest.

Subtract (with overflow)



Subtract (without overflow)

Put the difference of registers rs and rt into register rd.

Exclusive OR

Put the logical XOR of registers rs and rt into register rd.

XOR immediate

Put the logical XOR of register rs and the zero-extended immediate into register rt.

Constant-Manipulating Instructions

Load upper immediate

Load the lower halfword of the immediate $i \, mm$ into the upper halfword of register rt. The lower bits of the register are set to 0.


Load immediate

Move the immediate imm into register rdest.

Comparison Instructions

Set less than

Set less than unsigned



Set register rd to 1 if register rs is less than rt, and to 0 otherwise.

Set less than immediate

Set less than unsigned immediate

Set register rt to 1 if register rs is less than the sign-extended immediate, and to 0 otherwise.

Set equal

Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0 otherwise.

Set greater than equal

Set greater than equal unsigned

Set register rdest to 1 if register rsrc1 is greater than or equal to rsrc2, and to 0 otherwise.

Set greater than

Set greater than unsigned

```
sgtu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is greater than rsrc2, and to 0 otherwise.

Set less than equal

```
sle rdest, rsrc1, rsrc2 pseudoinstruction
```

Set less than equal unsigned

```
sleu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.

Set not equal

```
sne rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is not equal to rsrc2, and to 0 otherwise.

Branch Instructions

Branch instructions use a signed 16-bit instruction *offset* field; hence, they can jump $2^{15} - 1$ *instructions* (not bytes) forward or 2^{15} instructions backward. The *jump* instruction contains a 26-bit address field. In actual MIPS processors, branch instructions are delayed branches, which do not transfer control until the instruction following the branch (its "delay slot") has executed (see Chapter 4). Delayed branches affect the offset calculation, since it must be computed relative to the address of the delay slot instruction (PC + 4), which is when the branch occurs. SPIM does not simulate this delay slot, unless the -bare or -delayed_branch flags are specified.

In assembly code, offsets are not usually specified as numbers. Instead, an instructions branch to a label, and the assembler computes the distance between the branch and the target instructions.

In MIPS-32, all actual (not pseudo) conditional branch instructions have a "likely" variant (for example, beq's likely variant is beq1), which does *not* execute the instruction in the branch's delay slot if the branch is not taken. Do not use

these instructions; they may be removed in subsequent versions of the architecture. SPIM implements these instructions, but they are not described further.

Branch instruction


b label

pseudoinstruction

Unconditionally branch to the instruction at the label.


Branch coprocessor false

bclf cc label



Branch coprocessor true


bclt cc label



Conditionally branch the number of instructions specified by the offset if the floating-point coprocessor's condition flag numbered cc is false (true). If cc is omitted from the instruction, condition code flag 0 is assumed.

Branch on equal


beg rs, rt, label



Conditionally branch the number of instructions specified by the offset if register rs equals rt.

Branch on greater than equal zero

bgez rs, label



Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.


Branch on greater than equal zero and link

Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.

Branch on greater than zero

Conditionally branch the number of instructions specified by the offset if register rs is greater than 0.

Branch on less than equal zero




Conditionally branch the number of instructions specified by the offset if register rs is less than or equal to 0.

Branch on less than and link


Conditionally branch the number of instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.

Branch on less than zero



Conditionally branch the number of instructions specified by the offset if register rs is less than 0.

Branch on not equal



Conditionally branch the number of instructions specified by the offset if register rs is not equal to rt.

Branch on equal zero

begz rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if rsrc equals 0.

Branch on greater than equal

bge rsrc1, rsrc2, label pseudoinstruction

Branch on greater than equal unsigned

bgeu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.

Branch on greater than

bgt rsrc1, src2, label pseudoinstruction

Branch on greater than unsigned

bgtu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.

Branch on less than equal

ble rsrc1, src2, label *pseudoinstruction*

Branch on less than equal unsigned

bleu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2.

Branch on less than

blt rsrc1, rsrc2, label pseudoinstruction

Branch on less than unsigned

bltu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than rsrc2.

Branch on not equal zero

bnez rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc is not equal to 0.

Jump Instructions


Jump

Unconditionally jump to the instruction at target.

Jump and link


Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.

Jump and link register



Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).

Jump register



Unconditionally jump to the instruction whose address is in register rs.


Trap Instructions

Trap if equal




If register rs is equal to register rt, raise a Trap exception.

Trap if equal immediate




If register rs is equal to the sign-extended value imm, raise a Trap exception.

Trap if not equal



If register rs is not equal to register rt, raise a Trap exception.

Trap if not equal immediate



If register rs is not equal to the sign-extended value imm, raise a Trap exception.

Trap if greater equal

Unsigned trap if greater equal

If register rs is greater than or equal to register rt, raise a Trap exception.

Trap if greater equal immediate

Unsigned trap if greater equal immediate

If register rs is greater than or equal to the sign-extended value imm, raise a Trap exception.

Trap if less than

Unsigned trap if less than

If register rs is less than register rt, raise a Trap exception.

Trap if less than immediate

Unsigned trap if less than immediate

If register rs is less than the sign-extended value imm, raise a Trap exception.

Load Instructions

Load address

la rdest, address pseudoinstruction

Load computed *address*—not the contents of the location—into register rdest.

Load byte

Load unsigned byte



Load the byte at *address* into register rt. The byte is sign-extended by lb, but not by lbu.

Load halfword

Load unsigned halfword

Load the 16-bit quantity (halfword) at *address* into register rt. The halfword is sign-extended by lh, but not by lhu.

Load word

Load the 32-bit quantity (word) at address into register rt.

Load word coprocessor 1

Load the word at *address* into register ft in the floating-point unit.

Load word left

Load word right

Load the left (right) bytes from the word at the possibly unaligned *address* into register rt.

Load doubleword

Load the 64-bit quantity at *address* into registers rdest and rdest + 1.

Unaligned load halfword

ulh rdest, address *pseudoinstruction*

Unaligned load halfword unsigned

ulhu rdest, address

pseudoinstruction

Load the 16-bit quantity (halfword) at the possibly unaligned *address* into register rdest. The halfword is sign-extended by ulh, but not ulhu.


Unaligned load word

ulw rdest, address

pseudoinstruction

Load the 32-bit quantity (word) at the possibly unaligned *address* into register rdest.


Load linked



Load the 32-bit quantity (word) at *address* into register rt and start an atomic read-modify-write operation. This operation is completed by a store conditional (sc) instruction, which will fail if another processor writes into the block containing the loaded word. Since SPIM does not simulate multiple processors, the store conditional operation always succeeds.

Store Instructions

Store byte



Store the low byte from register rt at *address*.

Store halfword



Store the low halfword from register rt at *address*.

Store word

Store the word from register rt at address.

Store word coprocessor 1

Store the floating-point value in register ft of floating-point coprocessor at *address*.

Store double coprocessor 1

Store the doubleword floating-point value in registers ft and ft + 1 of floating-point coprocessor at *address*. Register ft must be even numbered.

Store word left

Store word right

Store the left (right) bytes from register nt at the possibly unaligned address.

Store doubleword

Store the 64-bit quantity in registers rsrc and rsrc + 1 at address.

Unaligned store halfword

ush rsrc, address

pseudoinstruction

Store the low halfword from register nsnc at the possibly unaligned *address*.


Unaligned store word

usw rsrc, address

pseudoinstruction

Store the word from register rsrc at the possibly unaligned *address*.

Store conditional



Store the 32-bit quantity (word) in register rt into memory at *address* and complete an atomic read-modify-write operation. If this atomic operation is successful, the memory word is modified and register rt is set to 1. If the atomic operation fails because another processor wrote to a location in the block containing the addressed word, this instruction does not modify memory and writes 0 into register rt. Since SPIM does not simulate multiple processors, the instruction always succeeds.

Data Movement Instructions

Move


move rdest, rsrc

pseudoinstruction


Move register rsrc to rdest.

Move from hi

mfhi rd




Move from lo




The multiply and divide unit produces its result in two additional registers, hi and 10. These instructions move values to and from these registers. The multiply, divide, and remainder pseudoinstructions that make this unit appear to operate on the general registers move the result after the computation finishes.

Move the hi (10) register to register rd.

Move to hi




Move to lo




Move register rs to the hi (10) register.

Move from coprocessor 0



Move from coprocessor 1



Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

Move register rd in a coprocessor (register fs in the FPU) to CPU register rt. The floating-point unit is coprocessor 1.

Move double from coprocessor 1

pseudoinstruction


Move floating-point registers frsrc1 and frsrc1 + 1 to CPU registers rdest and rdest + 1.

Move to coprocessor 0

Move to coprocessor 1


Move CPU register rt to register rd in a coprocessor (register fs in the FPU).

Move conditional not zero




Move register rs to register rd if register rt is not 0.

Move conditional zero




Move register rs to register rd if register rt is 0.

Move conditional on FP false



Move CPU register rs to register rd if FPU condition code flag number *cc* is 0. If *cc* is omitted from the instruction, condition code flag 0 is assumed.

Move conditional on FP true



Move CPU register rs to register rd if FPU condition code flag number *cc* is 1. If *cc* is omitted from the instruction, condition code bit 0 is assumed.

Floating-Point Instructions

The MIPS has a floating-point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating-point numbers. This coprocesso has its own registers, which are numbered f0-f31. Because these registers are only 32 bits wide, two of them are required to hold doubles, so only floating-point register, with even numbers can hold double precision values. The floating-point coprocessor at a has eight condition code (cc) flags, numbered 0-7, which are set by compare instructions and tested by branch (bolf or bolt) and conditional move instructions.

Values are moved in or out of these registers are word (32 bits) at a time by <code>lwc1</code>, <code>swc1</code>, <code>mtc1</code>, and <code>mfc1</code> instructions or one double (o.1 bits) at a time by <code>ldcl</code> and <code>sdcl</code>, described above, or by the <code>l.s</code>, <code>l.d</code>, <code>s.s</code>, and <code>s.d</code> pseudoinstructions described below.

In the actual instructions below, bits 21–26 are 0 for single precision and 1 for double precision. In the pseudoinstructions below, fdest is a floating-point register (e.g., \$f2).

ating-point absolute value double




Floating-point absolute value single



Compute the absolute value of the floating point double (single) in register fs and put it in register fd.

Floating-point addition double



MIPS Reference Data

1

CORE INSTRUCTION SET OF							
		FOR-			/ FUNCT		
NAME, MNEMO		MAT	, ,	(1)	(Hex)		
Add	add	R	R[rd] = R[rs] + R[rt]		0 / 20 _{hex}		
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}		
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}		
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}		
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}		
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}		
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}		
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}		
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}		
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}		
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}		
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}		
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}		
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}		
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}		
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)			
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}		
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}		
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)			
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}		
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}		
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}		
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}		
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}		
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}		
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	$28_{ m hex}$		
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; $R[rt] = (atomic) ? 1 : 0$	(2,7)	38 _{hex}		
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29_{hex}		
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)			
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}		
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}		
	(2) Sig	gnExt	se overflow exception Imm = { 16{immediate[15]}, imm Imm = { 16{1b'0}, immediate }	ediate	}		
	(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }						
			dr = { PC+4[31:28], address, 2'l				

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic BASIC INSTRUCTION FORMATS

R	opco	de	rs			rt		rd	shamt	funct	
	31	26	25	21	20	16	15	11	10	6 5	0
I	opco	ode	rs			rt			immedia	te	
	31	26	25	21	20	16	15				0
J	opco	ode					a	ddress			
	31	26	25								0

(6) Operands considered unsigned numbers (vs. 2's comp.)

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.

ARITHMETIC CORE INS	TRU		OPCODE FMT/FT
	FOR-		/ FUNCT
NAME, MNEMONIC	MAT	OPERATION	(Hex)
Branch On FP True bolt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False bolf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double add.d	rĸ	{F[ft],F[ft+1]}	11/11//0
FP Compare Single cx.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	FR	$FPcond = ({F[fs],F[fs+1]}) op$	11/11//y
Double		$\{F[ft],F[ft+1]\}\)?1:0$	11/11/-//
		==, <, or <=) (y is 32, 3c, or 3e)	11/10/ /2
FP Divide Single div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply		$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} *$	
Double mul.d	FR	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
ED Subtract		${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	
Double sub.d	FR	{F[ft],F[ft+1]}	11/11//1
Load FP Single lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP		F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double ldc1	I	F[rt+1]=M[R[rs]+SignExtImm+4]	33//
Move From Hi mfhi	R	R[rd] = Hi	0 ///10
Move From Lo mflo	R	R[rd] = Lo	0 ///12
Move From Control mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	
Shift Right Arith. sra	R	R[rd] = R[rt] >> shamt	0//-3
Store FP Single swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	1	M[R[rs]+SignExtImm+4] = F[rt+1]	Ju / /

FLOATING-POINT INSTRUCTION FORMATS

FR		opcode	fmt		ft		fs	fd	funct
	31	26	25	21	20	16	15 11	10 6	5 0
FI		opcode	fmt		ft			immediate	•
	31	26	25	21	20	16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equa	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1 2-3		Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OBCOD	EC DACE	CONVER	SION A	ecii (CVMD	OI 6		(3)	
	(1) MIPS	(2) MIPS	SION, P			ASCII		Hexa-	ASCII
opcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	Dillary	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
(-)		sub.f	00 0001	1	1	SOH	65	41	Ă
j	srl	$\mathtt{mul}.f$	00 0010	2	2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs. f	00 0101	5	5	ENQ	69	45	Е
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	${\tt neg}.f$	00 0111	7 8	7 8	BEL	71	47	G H
addi addiu	jr jalr		00 1000	9	9	HT	73	48	I
slti	movz		00 1001	10	a	LF	74	4a	J
sltiu	movn		00 1010	11	b	VT	75	4b	ĸ
andi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101 01 0110	21 22	15 16	NAK SYN	85	55 56	U V
			01 0110	23	17	ETB	86 87	57	w
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1000	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	ż
	divu		01 1011	27	1b	ESC	91	5b	ī
			01 1100	28	1c	FS	92	5c	_
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	-
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lw	subu		10 0011	35	23	#	99	63	С
lbu	and	$\operatorname{cvt.w.}\!f$	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38 39	26 27	&	102	66	f
sb	nor		10 0111	40	28	-	103	67	g h
sh			10 1000	41	29	(105	69	i
swl	slt		10 1010	42	2a	*	106	6a	j
SW	sltu		10 1011	43	2b	+	107	6b	k
	_200		10 1100	44	2c	,	108	6c	1
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	/	111	6f	0
11	tge	c.f.f	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f	11 0010	50	32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.f	11 0100	52	34	4	116	74	t
ldc1		c.ult.f	11 0101 11 0110	53 54	35 36	5	117 118	75 76	u
ldc2	tne	c.ole.f	11 0110	54 55	36	6 7	118	76 77	v w
sc		c.ule.f	11 1000	56	38	8	120	78	X
sc swc1		c.si.j	11 1000	57	39	9	120	79	x y
swc1		c.seq.f	11 1010	58	3a	:	122	7a	z z
0,102		c.ngl.f	11 1011	59	3b		123	7b	{
		c.lt.f	11 1100	60	3c		124	7c	\rightarrow
sdcl		c.nge.f	11 1101	61	3d	=	125	7d	}
sdc2		c.le.f	11 1110	62	3e	>	126	7e	~
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL
(1) opcod	de(31:26) =	= 0							

⁽¹⁾ opcode(31:26) = 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if fmt(25:21)== 17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT STANDARD


3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

MAX ≠0 NaN S.P. MAX = 255, D.P. MAX = 2047

S	Expo	nent	Fraction	
31	30	23 22		0
S	Exp	onent	Fraction	>>
63	62	52 51		,



DATA ALIGNMENT

	Double Word									
	Wo	rd		Word						
Halfword		Half	word	Half	word	Halfword				
Byte Byte		Byte	Byte	Byte	Byte	Byte	Byte			

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

 1101	W CONTINUE HE	410	LIIO. CAU	J	- ~!	_	IAIOS			
В			Interrupt				Exception			
D			Mask				Code			
31		15		8		6		2		_
	100		Pending				U		Е	Ι
			Interrupt				M		L	Е
		15		8			4		1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXC	=P110	ON CC	DDES			
Nu	mber	Name	Cause of Exception	Number	Name	Cause of Exception
	0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
	4	AdEL	Address Error Exception	10	RI	Reserved Instruction
	7	Auel	(load or instruction fetch)	10	KI	Exception
	5	AdES	Address Error Exception	11	CpU	Coprocessor
	5		(store)	11	СрС	Unimplemented
	6	IBE	Bus Error on	12	Ov	Arithmetic Overflow
	U	IDL	Instruction Fetch	12	OV	Exception
	7	DBE	Bus Error on	13	Tr	Trap
	,	DBE	Load or Store	13	11	*
	8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES

	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBO
103	Kilo-	К	210	Kibi-	Ki	1015	Peta-	Р	250	Pebi-	Pi
106	Mega-	М	220	Mebi-	Mi	1018	Exa-	Е	260	Exbi-	Ei
10°	Giga-	G	230	Gibi-	Gi	1021	Zetta-	z	270	Zebi-	Zi
1012	Tera-	т	240	Tebi-	Ti	1024	Yotta-	Y	280	Yobi-	Yi