

# Jobs at Intel

## Search and Apply



Tuğrul Yatağan, you are logged in. | [My Account Options](#)

[My Job Cart \(0 items\)](#) | [Log Out](#)

**Job Search**

**My Jobpage**

Basic Search

Advanced Search

[Apply Online](#)

[Add to My Job Cart](#)

### Job Description

#### CPU Design Engineer - RTL/Validation - 748538

##### Description

Job Description: Performs logic design, Register Transfer Level (RTL) coding, and simulation/verification to generate cell libraries, functional units, and sub-systems for inclusion in full chip designs. Participates in the development of Architecture and Micro-architecture specifications for the Logic components and/or validation through pre-silicon methods. Provides IP integration support to SoC customers and represents RTL or Validation team.

The microprocessor has driven the digital revolution, dramatically transforming the way we live, work, and play. As a Xeon Processor design engineer, you will have an integral role in designing and delivering innovative CPU architectures with rich feature sets to deliver higher levels of performance, energy-efficiency and value.

In this position, you will be a member of the pre-silicon design team in Intel's Server CPU Development Group (SDG). You will be responsible for the design/verification of CPU IP functionality or SoC integration efforts in Xeon Processors for high-end, server-oriented computing applications for 14nm & 10nm products. Your responsibilities will include but not be limited to:

- Work closely with architects and other design engineers to generate micro-architecture and/or verification plan of the relevant IP or SoC
- Generate well-documented, power efficient and synthesis friendly RTL
- Debug, fix, and validate pre- and post-silicon IP/sub-system logic issues and bugs
- Good written/verbal communication skills and strong team work
- Self-motivated and able to work effectively both independently and in a team

##### Qualifications

Master's degree in Electrical Engineering or Computer Engineering strongly preferred. A bachelor's degree in Electrical Engineering, Computer Engineering with proven related experience will be ok as well.

Minimum Requirements:

Coursework in Computer architecture, micro-architecture, VLSI design and other design & validation tool knowledge

Skills Desired:

- Internship experience in CPU design or verification
- Micro-architecture design experience of major CPU blocks (prior expertise in any IP block design or verification is a plus)
- Expert-level System Verilog RTL coding skills
- Good understanding of RTL verification flow and environments (e.g., OVM, hardware modeling, and assertions)
- Good understanding of VLSI design, EDA synthesis tools and clock gating methodologies
- High-level programming skills of scripting languages (Perl, Python) and C/C++ is a plus
- Experience with debug tools such as Verdi
- Experience with SoC integration and validation
- Previous experience leading and mentoring

**Job Category:** Engineering

**Primary Location:** USA-California, Santa Clara

**Full/Part Time:** Full Time

**Job Type:** College Graduate

**Regular/Temporary:** Regular

**Posting Date:** Nov 17, 2014

**Apply Before:** Ongoing

##### Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products

##### Applying for a job

Select "Apply Online" to apply for a specific job. You can also use the "Add to My Job Cart" button to add it to your job cart and apply later.

21.03.2015

Job Description - CPU Design Engineer - RTL/Validation (748538)

that go into Intel's next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

**Posting Statement:** Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.

[Apply Online](#) [Add to My Job Cart](#)

