

## Computer Architecture

# Control Signals of MC68000 used for memory access

- AS' (Address Strobe): It is asserted (active low) by the processor to indicate that a valid memory address exists on the address bus.
   It starts the bus cycle.
- UDS' (Upper Data Strobe) and LDS' (Lower Data Strobe): They determine the size of the data being accessed (word or byte).

Word: Both are asserted

Byte (odd address): LDS' asserted, D0-D7 used


Byte (even address): UDS' asserted, D8-D15 used


- DTACK' (Data Transfer Acknowledge): Input pin of 68000
   Handshake signal generated by the device (memory/interface) being accessed indicates that the data bus contents are valid and that the 68000 may proceed with the data transfer.
- VPA' (Valid Peripheral Address): This input informs the 68k that it has addressed a 6800 peripheral and that the data transfer should be synchronized with the E clock


If it is asserted during a bus operation (AS' is active) 68000 acts like 68xx and uses VMA and E signals to access the peripheral


www.faculty.itu.edu.tr/buzluc




















#### Computer Architecture

## Function Code Outputs in MC68000

MC68000 has 3 outputs that indicate the type of the operations:

Function Codes Outputs: FC2, FC1, FC0.

These outputs get valid values in each bus cycle (when AS' is asserted) and indicate the type of the operation

| FC2 FC1 FC0 |   |   | Description:   |
|-------------|---|---|--|
| 0           | 0 | 0 | Undefined (Reserved)                                 |
| 0           | 0 | 1 | User Mode, Data access (User Data)                   |
| 0           | 1 | 0 | User Mode, Program access (User Program)             |
| 0           | 1 | 1 | Undefined (Reserved)                                 |
| 1           | 0 | 0 | Undefined (Reserved)                                 |
| 1           | 0 | 1 | Supervisor Mode, Data access (Supervisor Data)       |
| 1           | 1 | 0 | Supervisor Mode, Program access (Supervisor Program) |
| 1           | 1 | 1 | Interrupt Acknowledge                                |


These outputs can be used in address decoding.


- Access to specific devices and memory addresses can be restricted. These addresses can be accessed only in supervisor mode.
- Separate memory spaces can be created for programs and data.

www.faculty.itu.edu.tr/buzluca



M3 D- F--- BUZUUCA 4.1





## 1. Programmed I/O cont'd:

The disadvantage of this technique is the busy-waiting of the CPU while checking the status of the I/O units.

During checking the status the CPU can not run other programs.

When the CPU does not have any other task than performing I/O operations or if the CPU can not execute another program without performing the I/O operation, then busy-waiting is not a problem.

For such systems programmed I/O is simple an suitable technique for I/Ooperations.



# 2. Interrupt-Driven I/O:

The problem with the programmed I/O was busy-waiting for the I/O interface to be ready.

In the interrupt-driven technique the CPU sets the I/O interface to send an interrupt request if it is ready.

The CPU does not need to check the status continuously.

It can run other programs while the I/O interface is receiving data from or sending to a peripheral.

The I/O interface will then interrupt the processor to request service when it is ready to exchange data with the CPU.

The processor then interrupts its current program, executes the data transfer, as before, and then resumes its former processing.

In this technique the CPU does not check the status but it is still the responsibility of the processor to perform the data transfer between memory (registers) and I/O interface.

Remember that interrupt processing has its own overhead (saving return address, program status, registers and performing some other operations).

When large volumes of data are to be transferred and I/O operations are performed very frequently then this technique can degrade system performance.



### **Computer Architecture**

## 3. Direct Memory Access (DMA):

In the programmed and interrupt-driven techniques the CPU is responsible to transfer data between memory and I/O interface.

The CPU is tied up in performing an I/O transfer;

A number of instructions must be executed for each I/O transfer and any data transfer must traverse a path through the CPU.

The direct memory access (DMA) technique involves an additional module on the system bus called the DMA controller (DMAC).

The DMAC is capable of acting as the CPU and of taking over control of the system bus from the processor.

When the CPU needs to read or write a block of data, it initializes the DMAC by sending the necessary information (address, size, transfer mode etc.).

So, it has delegated the I/O operation to the DMAC. It can continue with its other programs.

The DMA module uses the system bus only when the processor does not need it, or it must force the processor to suspend the bus operations temporarily.

After the DMAC has finished its job (a block of data) it can signal the CPU by sending an interrupt request.

www.faculty.itu.edu.tr/buzluca



2013 Dr. Feza BUZLUCA 4.23