License: http://creativecommons.org/licenses/by-nc-nd/3.0/

## 2. The Pipeline

In computer systems greater performance can be achieved by taking advantage of improvements in technology and material, such as faster circuits. In addition, organizational enhancements to the systems can improve

performance, such as pipelining, using multiple ALUs or use of cache memories (which we will see in next chapters).

In pipelining multiple tasks (for example instructions) are executed in parallel.

To use the pipelining approach efficiently

- We must have tasks that are repeated many times on different data
- Tasks must be divided into small pieces (operations or actions) which can be performed in parallel.


As an example for a pipeline we can consider an automobile assembly line. The task is the construction of a car.


This task is repeated many times for different cars.


The task consists of some steps (operations), such as assembling the doors, assembling the tires.


Each step operates in parallel with other steps but on a different car. For example, while a worker is assembling the doors of the ith car, another worker is assembling the tires of the (i+1)th car at the same time.














### 2.3 Throughput and Speedup provided by the pipeline

Because all stages proceed at the same time, the length of the period of the clock signal (cycle time) is determined by the time required for the slowest stage.

The cycle time (the period of the clock)  $t_{\scriptscriptstyle D}$  can be determined as follows:

$$t_p = \max(\tau_i) + d_r = \tau_M + d_r$$

tp: cycle time

 $\tau_i\,$  : time delay of the circuitry in the  $i^{th}$  stage

 $\tau_M$ : maximum stage delay (the slowest stage)

d<sub>r</sub>: time delay of the register

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013 Dr. Feza BUZLUCA

27

Computer Architecture

Speedup:

k: Number of stages in the pipeline

tp: cycle time

n: number of tasks

A total of k cycles are required to complete the execution of the first task (T1).

Required time:  $T(1) = k \cdot tp$ 

Remaining n-1 tasks require (n-1) cycles. Time: (n-1)tp

Total required time for n tasks: (k+n-1)tp

tn : Required time for a task without pipelining

$$S = \frac{n \cdot t_n}{(k+n-1) \cdot t_p}$$

If we have many tasks  $n \rightarrow \infty$ 

$$S_{\lim_{n\to\infty}} = \frac{t_n}{t_p}$$

Under assumption tn=  $k \cdot tp$ 

 $S_{max} = k$  (Theoretic maximum speedup)

www.faculty.itu.edu.tr/buzluc



13 Dr. Feza BUZLUCA

#### Comments on speedup:

To improve the performance of the pipeline the tasks must be divided into balanced small operations with equal (at least similar) durations.

If the durations of the operations are small then the clock cycle can be short.

Remember the slowest stage determines the clock cycle.

Advantages of increasing the number of stages of a pipeline:

 If the task can be divided into many small operations increasing the number of stages can increase the speed of the clock signal and consequently the speedup.

$$S_{max} = k$$

But increasing the number of stages may have some disadvantages:

- The cost of the pipeline increases.
- The completion time of the first task increases.  $T(1)=k \cdot tp$
- At each stage of the pipeline, there is some overhead because of registers.
- Branch penalties in the instruction pipelines caused by control hazards increase. We will discuss branch penalties in the section "2.5 Pipeline hazards".

While designing a pipeline these advantages and disadvantages should be taken into consideration.


www.faculty.itu.edu.tr/buzluca www.buzluca.info




040 Dr. Fere BUZLUCA

2.0

# Computer Architecture Effects of task partitioning on the speedup: If the task can be partitioned into small operations with small durations then a faster clock signal can be applied. Assume that we have task T with a total duration of 100 ns. Assume that we can decompose this task in different ways. Case A: We partition the task into 2 equal stages. S1=50ns S2=50ns If the delay of registers is 5 ns then the clock cycle is tp = 50+5 = 55 ns Case B: We partition the task into 3 not balanced stages. S1=25ns S2=25ns S3=50ns The clock cycle is tp = 50+5=55 ns (slowest stage $\tau_{\rm M}=50$ ns) Although the pipeline has more stages there is no speed improvement compared to case A. Besides the cost of the pipeline is increased. The completion time of the first task increases. $T(1)=k \cdot tp$





#### 2.4 Instruction Pipeline (Instruction-Level Parallelism)

During the execution of each instruction the CPU repeats some operations.

The processing required for a single instruction is called an *instruction cycle* that includes the general stages, instruction fetch, operand fetch, execution, and, interrupt.

The simplest instruction pipeline can be constructed with two stages:

1) Fetch instruction 2) Execute instruction

When the main memory is not being accessed during the execution of an instruction this time can be used to fetch the next instruction in parallel with the execution of the current one.

The potential overlap among instruction is called instruction-level parallelism.

Remember, to gain more speedup, the pipeline must have more stages with small durations.

www.faculty.itu.edu.tr/buzluca



2013 Dr. Feza BUZLUCA

2 12

#### Computer Architecture

### Instruction Pipeline (cont'd)

The instruction cycle can be decomposed into 6 operations to gain more speedup:

- 1. Fetch instruction (FI): Read the next expected instruction into a buffer.
- 2. Decode instruction (DI): Determine the opcode and the operand specifiers.
- 3. Calculate addresses of operands (CO): Calculate the effective address.
- 4. Fetch operands (FO): Fetch each operand from memory.
- 5. Execute instruction (EI): Perform the indicated operation.
- 6. Write operand (WO): Store the result in memory.

Due to several factors this decomposition may not increase the performance so much.

#### Problems:

- The various stages will be of different durations.
- Some instructions do not need all stages.
- Different segments can need memory access at the same time.

Therefore, some operations can be combined into same stage so that a pipeline with less stages (for example 4 or 5) is constructed.


For example, 80468 has 5 stages.


There are also processors that include instruction pipelines with more stages. For example processors of Pentium 4 family include a pipeline with 20 stages. Here internal operations are decomposed into small actions.

www.faculty.itu.edu.tr/buzluca



3 Dr. Feza BUZLUCA 2





b1. Conditiona	l Br	anc	h (if	the	condi	tion i	is not	true	):			
Clock cycles Instructions		2	3	4	5	6	The previous instruction sets the conditions (flags).					
1	FΙ	1	A F	OE	X4							
Conditional bra. 2		F	I C	A F	0 E	Χ×		Without considering the condi- next instruction is fetched				
3			F	I	)A F	O E	Χ̈́	No branch. PC is not changed. No branch penalty.				
b2. Condition	II BI	rank	, (ii	1116	Condi	HOIL	is iru	ej.				
		and	, (II	1116	l		is iru	د). ا	The branch address is			
Clock cycle: Instructions	s	1	2	3	4	5	6	7	The branch address is written into PC. The pipeline must be			
Clock cycle: Instructions	1		2 DA	3 F0	4 EX	5	6		written into PC.			
Clock cycle: Instructions  Conditional bra.	1 2	1	2	3	4		6		written into PC. The pipeline must be emptied.			
Clock cycle: Instructions  Conditional bra.	1	1	2 DA	3 F0	4 EX	5	6		written into PC. The pipeline must be			
Clock cycle: Instructions  Conditional bra.	1 2	1	2 DA	3 FO DA	4 EX FO	5 EX	6	7	written into PC. The pipeline must be emptied. The target			

### Pipeline Hazards (Conflicts) cont'd

### 2. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

a) Memory conflict: An operand read to or write from memory cannot be performed in parallel with an instruction fetch.

#### Solutions:

- Instructions must be executed in serial rather than parallel for a portion of the pipeline (stall).
- Harvard architecture: Separate memories for instructions and data.
- Instruction queue or cache memory: There are times during the execution of an instruction when main memory is not being accessed. This time could be used to prefetch the next instruction and write it to a queue (instruction buffer).
- b) Functional unit (ALU) conflict.

### Solutions:

• Increasing available functional units and using multiple ALUs. For example different ALUs can be used address calculation and data operations.

• Fully pipelining a functional unit (for example a floating point unit FPU)

www.faculty.itu.edu.tr/buzluc



3 Dr. Feza BUZLUCA

#### Pipeline Hazards (Conflicts) cont'd 3. Data Conflict: There is a conflict in the access of a data location. If the problem is not solved the program produces an incorrect result because of the use of pipelining. a) Operand dependency: The operand of an instruction depends on the result of another instruction Example (68K): Clock cycles DATA is updated 2 3 Instructions EX DA FO ADD.W D1, DATA FI Operand MOVE.W DATA, (A0) dependency FI DA FO EX Previous value (not valid) b) Address Dependency: of DATA is being fetched Data conflict can also occur on address registers. Example (68K): ADDA.W #2, **A0** MOVE.B (A0)+, D0 @09∋

#### Computer Architecture

#### 3. Data Conflict cont'd:

There are three types of data hazards:

Read after write (RAW), or true dependency: An instruction modifies a
register or memory location and a succeeding instruction reads the data in
that memory or register location.

A hazard occurs if the read takes place before the write operation is complete.

 Write after read (WAR), or antidependency: An instruction reads a register or memory location and a succeeding instruction writes to the location.

A hazard occurs if the write operation completes before the read operation takes place.


• Write after write (WAW), or output dependency: Two instructions both write to the same location.


A hazard occurs if the write operations take place in the reverse order of the intended sequence.

www.faculty.itu.edu.tr/buzluc



13 Dr. Feza BUZLUCA





### · Operand forwarding (Bypassing) cont'd:

If the forwarding detects that the destination of the previous ALU operation is the same register as the source of the current ALU operation, control logic selects the forwarded result (bypass) as the ALU input rather the value from the register.

Example: Clock cycles 1 2 3 4 5

ADD R1, R2, R3; R1 $\leftarrow$ R2+R3 FI DO EX WO

SUB R4, R5, R1; R4 $\leftarrow$ R5-R1 FI DO EX WO

Previous value (not valid) of R1 is fetched.

This invalid value will not be used in the EX cycle.

The control unit of the pipeline selects the output of the previous ALU operation as the input, not the value from the DO.

If it is possible to solve the conflict by forwarding it is not necessary to stall the pipeline and the there is not a decrease in performance.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



013 Dr. Feza BUZLUCA 2

Computer Architecture

### Solutions to Data Hazards (cont'd):

#### · Hardware interlock:

A hardware unit tracks all instructions and stalls the pipeline when a hazard is detected.

#### · Compiler-based Solutions:

#### Delayed Load:

The compiler inserts NOP (No Operation) instructions between the instructions that cause data hazards.

The compiler changes the order of the instruction if it is possible.

We will see these solutions in the chapter RISC Pipeline

www.faculty.itu.edu.tr/buzluca



13 Dr. Feza BUZLUCA

#### 2.7 Dealing with branches:

The main problem is the conditional branch instruction because until the instruction is actually executed, it is impossible to determine whether the branch will be taken or not.

Solution mechanisms:

#### 2.7.1 Target Instruction prefetch:

When a conditional branch is recognized, the target of the branch is prefetched, in addition to the instruction following the branch.

#### 2.7.2 Branch prediction:

### Static branch prediction strategies:

- a) Always predict not taken: Always assumes that the branch will not be taken and fetches the next instruction in sequence.
- b) Always predict taken: Always predicts that the branch will be taken and fetches target instruction of the branch. (Performs better than a)

Studies analyzing program behavior have shown that conditional branches are taken more than 50% of the time.

Therefore; always prefetching from the branch target address should give better performance than always prefetching from the sequential path.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



013 Dr. Feza BUZLUCA 2.2

# Computer Architecture

#### Dynamic branch prediction strategies

Dynamic branch strategies record the history of conditional branch instructions to predict whether the condition is true or not.

One or more bits (or counters) can be associated with each conditional branch instruction that reflect the recent history of the instruction.

These bits direct the processor to make the decision the next time the branch instruction is encountered.

#### 1-bit prediction scheme:

Addresses of branch instructions and one prediction bit for each instruction are kept in high-speed memory location called branch history table (BHT).

The prediction bit only records whether the last execution of this instruction resulted in a branch or not.

If the branch was taken last time, it predicts to take the branch next time. Algorithm:

Fetch the i<sup>th</sup> branch instruction

If (p<sub>i</sub>=0) predict not to take the branch, prefetch the next instruction in sequence


If  $(p_i=1)$  predict to take the branch, prefetch the target instruction of the branch


If the branch is really taken  $p_i=1$ If the branch is not really taken  $p_i=0$  Problem: misprediction will occur twice for each use of the loop: once on entering the loop, and once on exiting.


vww.faculty.itu.edu.tr/buzluca




13 Dr. Feza BUZLUCA 2.26









#### 2.7.3 Compiler-based solution:

#### Delayed branch:

• Optimized delayed branch:

The compiler changes the order of the instructions within a program, so that it is not necessary to stall or empty the pipeline because of the branch instructions.

This rearrangement of the instructions should not effect the behavior of the program.

With this method performance degradation is not encountered.

• Inserting NOOP (No Operation) instructions:

If it is not possible to change the order of the instructions the compiler inserts NOOP instructions after the branch instructions.

We will discuss these compiler based methods in the next chapter: RISC pipelining

www.faculty.itu.edu.tr/buzluca www.buzluca.info



2013 Dr. Feza BUZLUCA

2 21

#### Computer Architecture

# 2.8 RISC Pipelining

In RISC processors most instructions are register to register.

A pipeline with two stages would be sufficient for these instructions:

I: Instruction fetch, A: ALU operation (execution) on registers

Only for load and store operations memory to register and register to memory instructions are necessary.

For these operation an additional stage (D) to access memory is necessary.

So an instruction pipeline for a RISC processor can be designed with 3 stages:



- · I: Instruction Fetch
- · A: Decode, ALU Operation
- · D: Data, memory access

To increase the performance there are also RISC processors that includes pipelines with more stages (4, 5 even more).

For example,

MIPS R3000 has 5 stages

MIPS R4000 has 8 stages (superpipelined)

ARM7 has 3 stages, ARM Cortex-A8 has 13 stages

www.faculty.itu.edu.tr/buzlu



013 Dr. Feza BUZLUCA

# 2.8.1 Example: A RISC Pipeline with 3 stages

- I (Instruction Fetch): Read the instruction from memory (Pointed by the PC)
- · A (Decode, ALU Operation):

ALU is used for three different tasks:

- 1. Arithmetical and logical operations on registers
- 2. Memory address calculation in load/store instructions. LDL (R5)#10,R15
- 3. Relative addressing

 $PC \leftarrow PC+Y$ 

In stage A (ALU) the operation is performed and the result is written to the destination register (R or PC) in the same clock cycle.

• D (Data): This stage is only used for memory access by load/store instructions.

I and D stages try to access the memory at the same time.

To solve the data hazard problem separate memories for instruction and data can be used (Harvard architecture)

Other solutions are instruction or data queues and cache memories.

www.faculty.itu.edu.tr/buzluca www.buzluca.info





@ **(9**)


013 Dr Feza BUZLUCA

2 33

#### Computer Architecture Data conflict (dependency) in the RISC pipeline with 3 stages Example: 100 LOAD M[X], R1 $R1 \leftarrow M[X]$ 104 LOAD M[Y], R2 $R2 \leftarrow M[Y]$ R3 ← R1 + R2 instruction 108 ADD R1, R2,R3 does not use 10C STORE R3, M[Z] $M[Z] \leftarrow R3$ this stage $R4 \leftarrow M[W]$ 110 LOAD M[W], R4 Data dependency in the pipeline Clock cycles Instructions LOAD R1 A Data conflict: In the 4th clock cycle LOAD LOAD R2 Α Ι D writes to R2, and at the same ADD R1,R2,R3 time ADD uses R2 as a source operand. STORE R3 D LOAD R4 Í A There is not a data conflict related to R3







		<b>eration) Instructions</b> NOOP instruction is		rted	afte	er th	e bra	nch.		
seudo Code							ı wit		ОР	
100 LOAD 104 ADD 108 JUMP 10C NOOP	M[X], R1 1, R2	Clock cycles Instructions	1	2	3	4	5	6	7	
	200	100 LOAD M[X], R1	I	Α	D					
110 ADD	R1,R2	104 ADD 1, R2		I	Α					
200 STORE	R1, M[Y]	108 JUMP 200			I	A				
		10C NOOP			John State S	I	Α			
	and the second	200 STORE R1,M[Y]		, profes			I	Α	D	
Inserted b	y the compiler	9 /								
PC is updated PC ← 200 (Target address) In different clock cy							cycle			

#### Delayed Branch, Solutions

• Changing the order of the instructions, optimized delayed branch:

Certain instructions (mostly from before the branch) can be placed after the branch.

Interchanging instructions improves the performance of the pipeline.

#### Pseudo Code

100 LOAD M[X], R1 →104 JUMP 200 →108 ADD 1, R2 10C ADD R1,R2

200 STORE R1, M[Y]

#### Delayed branch with interchanging instructions

	Clock cycles Instructions	1	2	3	4	5	6
	100 LOAD M[X], R1	Ι	Α	D			
*	108 JUMP 200		I	A			
*	104 ADD 1, R1	ممرر		I	Α		
	200 STORE R1,M[Y]				Ţ	Α	D

PC is updated PC ← 200 (Target address) This instruction has been already fetched.

The performance is improved: 6 clock cycles (instead of 7).

The behavior of the program is not changed.

www.faculty.itu.edu.tr/buzluca www.buzluca.info



13 Dr. Feza BUZLUCA 2.3

2.39

### Computer Architecture

# Important points about changing the order of the instructions:

An instruction **from before** the branch can be placed just after the branch. Branch (condition or address) must not depend on moved instruction.

This method (if it is possible) always improves the performance.

Especially, for **conditional branches**, this procedure must be applied carefully If the condition that is tested for the branch is altered by the immediately preceding instruction, than the complier can not move this instruction after the branch.

In this case NOOP can be inserted.

### Other possibilities:

Compiler can select instructions to move

- From branch target
- Must be OK to execute moved instruction even if the branch is not taken
- Improves performance when branch is taken
- From fall through
- Must be OK to execute moved instruction even if the branch is taken
- Improves performance when branch is not taken

www.buzluca.info



B Dr. Feza BUZLUCA

