


Problem Session 3


1)

- Analyze the given clocked synchronous circuit. Construct the State/Output table. Draw the state diagram of the circuit.
- Under the assumption that the circuit is in state $Q_1=1, Q_0=0$, draw the timing diagram that shows the values of Q_1, Q_0, Z , when the input sequence is $AB=01, 01, 11, 00$.



2)

- Analyze the given clocked synchronous circuit. Construct the State/Output table. Draw the state diagram of the circuit.
- Under the assumption that the circuit is in state $Q_1=1, Q_0=0$, draw the timing diagram that shows the values of Q_1, Q_0, Z , when the input sequence is $XY=11, 11, 10, 00$.



3)

- Analyze the given circuit by different input values. Can this circuit be used as a memory unit? Explain?
- What is propagation delay for edge triggered T flip flop? Draw the timing diagram and explain.

