### Microprocessor Systems

Dr. Gökhan İnce


## Syllabus

- Introduction, Number Systems
- Computer Overview Memory
- Memory Design
- 4. Quiz 1, CPU overview, Instruction format
- 5. Addressing methods
- 6. Instruction types
- Instruction types cntd
- 8. Midterm Exam 1
- Parallel communication interface
- 10. Serial communication interface
- 11. Quiz 2, Subroutines, Interrupts, Stack, Coding techniques
- 12. Coding examples and applications
- 13. Midterm Exam 2
- 14. Development of Microprocessor Based Designs

# Topics


- Serial Communication
- ACIA

#### **Computer Organization**



# I/O Interfacing

The I/O communication can be Parallel or Serial




#### **Serial Communication**

- Serial communication requires one wire and bits are transferred one at a time
  - Therefore, there needs to be an agreement on how "long" each bit stays on the line.
- There are parameters that must be agreed upon between the two computer systems. One of them is the speed.
  - The rate of transmission is usually measured in bits/second or baud.
- Two different types of serial transfer
  - Synchronous serial transfer
  - Asynchronous serial transfer

#### Synchronous Data Transmission

- The two units share a common clock frequency
  - The transmitter and receiver can negotiate the transmission rate and lock (synchronize) their clocks.
- Usually used for high speed transmission.
- Message based.
  - The sender cannot transmit characters simply as they occur and consequently has to store them until it has built up a block - thus the system is unsuitable for applications where characters are generated at irregular intervals.
  - Synchronization occurs at the beginning of a long message.
- The SYN character is sent periodically to maintain synchronization




#### Asynchronous Serial Transfer

- Each character is transmitted as separate entity. The device must be able to recognize:
  - When transmission is occurring
  - When to read a bit of data
  - When the transmission ends
  - When the transmission is idle (no data being transmitted)
- Special bits are inserted at both ends of the character code
- Each character consists of three parts :
  - start bit : always "0", indicate the beginning of a character
  - information bits : data
  - stop bit : always "1"

#### Asynchronous Serial Transfer

- Asynchronous transmission rules :
  - When a character is not being sent, the line is kept in the 1state
  - The initiation of a character transmission is detected from the start bit, which is always "0"
  - The information bits always follow the start bit
  - Then the transmitter calculates the parity bit and transmits it
  - Finally one or two stop bits are sent by returning the line to the 1-state



#### Asynchronous Serial Transfer

- Follows agreed upon standards:
- There is a protocol between sender and receiver specifying:
  - Data rate: The rate of transmission is usually measured in bits/second or baud
  - start bit: The transmission begins with a start bit
  - data length: the seven or eight bits representing the character are transmitted
  - stop bit: the transmission is concluded with one or two stop bits.
  - parity bit: This bit is set on (1) or off (0), depending on the serial communications parameters such as even parity bit and odd parity bit.
    - In case of even parity, the parity bit is set to 1, if the number of ones in a given set of bits (not including the parity bit) is odd, making the number of ones in the entire set of bits (including the parity bit) even.

#### Rate of Transmission

- For parallel transmission, all of the bits are sent at once.
- For serial transmission, the bits are sent one at a time.
  - Therefore, there needs to be agreement on how "long" each bit stays on the line.
- The rate of transmission is usually measured in bits/second or baud.
  - Baud = bits / second.
  - Seconds / bits = 1 /baud

- Given a certain baud rate, how long should each bit last?
  - A Baud of 19200Bd for serial transmission:
  - Bit rate: 19200bps & Bit time is 1/19200 sec
  - If there is 1 Start Bit, 1 Stop bit, 8 data bits in the frame => Data rate = 19200 /10 = 1920 Byte/sec.

Baud	# of stop bits	Byte / s.	Bit time (ms.)
110	2	10	9.09
150	1	15	6.67
300	1	30	3.33
1200	1	120	0.83
2400	1	240	0.42
4800	1	480	0.21
9600	1	960	0.10
19200	1	1920	0.05



#### **Asynchronous Serial Communication**

- Transmitting numeric data is straightforward
- Transmitting characters are encoded with a binary value.
  - Most well know is American Standard Code for Information Interchange (ASCII)
  - Another is UNICODE.

# ASCII Table

Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
0	00	Null	32	20	Space	64	40	0	96	60	`
1	01	Start of heading	33	21	!	65	41	A	97	61	a
2	02	Start of text	34	22	"	66	42	В	98	62	b
3	03	End of text	35	23	#	67	43	С	99	63	c
4	04	End of transmit	36	24	Ş	68	44	D	100	64	d
5	05	Enquiry	37	25	*	69	45	E	101	65	e
6	06	Acknowledge	38	26	٤	70	46	F	102	66	£
7	07	Audible bell	39	27	1	71	47	G	103	67	g
8	08	Backspace	40	28	(	72	48	Н	104	68	h
9	09	Horizontal tab	41	29	)	73	49	I	105	69	i
10	OA	Line feed	42	2A	*	74	4A	J	106	6A	j
11	OB	Vertical tab	43	2B	+	75	4B	K	107	6B	k
12	OC.	Form feed	44	2C	,	76	4C	L	108	6C	1
13	OD	Carriage return	45	2 D	_	77	4D	M	109	6D	m
14	OE	Shift out	46	2 E		78	4E	N	110	6E	n
15	OF	Shift in	47	2 F	/	79	4F	0	111	6F	0
16	10	Data link escape	48	30	0	80	50	P	112	70	р
17	11	Device control 1	49	31	1	81	51	Q	113	71	ď
18	12	Device control 2	50	32	2	82	52	R	114	72	r
19	13	Device control 3	51	33	3	83	53	S	115	73	8
20	14	Device control 4	52	34	4	84	54	Т	116	74	t
21	15	Neg. acknowledge	53	35	5	85	55	U	117	75	u
22	16	Synchronous idle	54	36	6	86	56	v	118	76	v
23	17	End trans, block	55	37	7	87	57	W	119	77	w
24	18	Cancel	56	38	8	88	58	X	120	78	x
25	19	End of medium	57	39	9	89	59	Y	121	79	У
26	1A	Substitution	58	3A	:	90	5A	Z	122	7A	z
27	1B	Escape	59	3 B	;	91	5B	[	123	7B	{
28	1C	File separator	60	3 C	<	92	5C	١	124	7C	I
29	1D	Group separator	61	3 D	=	93	5D	]	125	7D	}
30	1E	Record separator	62	3 E	>	94	5E	^	126	7E	~
31	1F	Unit separator	63	3 F	?	95	5F		127	7F	

# Topics

- Serial Communication
- ACIA




# Asynchronous Communication Interface Adapter

#### 4 Basic Units:

- Transmitter (TX): Transmits to the peripheral. Parallel input-Serial output shift register. Start, stop, and parity bits are appended to the data (from the CPU data bus), and transmitted serially. Transmitter clock determines the bit rate.
- Receiver (RX): Receives from the peripheral. Serial inputparallel output shift register. Start, stop, and parity bits are removed from the transmission and transferred to CPU data bus.
- Status Register: Status flags for Received Data, Transmitted Data, Parity Check, Frame Check, Peripheral Ready.
- Control Register: Adjusted for establishing the transmission protocol and interrupt mechanisms.






How to select each register with a single RS signal?

Hint: Use another control signal, but which one?

### ACIA Register Selection

RS	R/W	Register
0	0	TX
1	0	Control
0	1	RX
1	1	Status


#### **ACIA Status Register**



- D0=1 Indicates new data at the RX register.
- D1=1 Indicates the data is transmitted to the peripheral.
- D2=1 Parity error.
- D3=1 Frame error: If the frame is short or long.
- D4=1 Overflow error: New data arrives before previous one is received.
- D7=1 Indicates the peripheral is ready.

# ACIA – Control Register


 Determines the Data Valid output, interrupt mechanisms and communication protocol



### Control register

T1	Т0	RX and TX clock ratios
0	0	1/1
0	1	1/2
1	0	1/4
1	1	1/8
Т3	T2	Data Length and the Number of Stop Bits
0	0	7 data bit + 1 stop bit
0	1	7 data bit + 2 stop bit
1	0	8 data bit + 1 stop bit
1	1	8 dats bit + 2 stp bit
T5	T4	Parity Bit Settings
0	0	No parity check
0	1	odd parity
1	0	even parity
1	1	-
		I and the second

#### ACIA – Connection to the CPU



- A computer receives signed 8-bit numbers via EDU-ACIA. If the received number is positive or zero, it will be sent via the EDU-PIA as it is. If the received number is negative, it will be complemented and sent via the EDU-PIA.
- ACIA Conditioning:
  - Bit rate 1200 bit/s
  - Even parity
  - 8 bit data+ 1 stop bit
  - RX & TX CLK ratio=1/4
  - ACIA <Control>

$$T_5=1$$
  $T_4=0$ 

$$T_3 = 1$$
  $T_2 = 0$ 


$$T_1 = 1$$
  $T_0 = 0$ 

00101010

- PIA conditioning:
  - Direction register: \$FF (PIA port is all output)
  - PIA Peripheral Ready (PIA\_RDY)

```
Input 1->0=>D7=1, no interrupt generated: D1=0 D0=0
```

- PIA Data Valid (PIA\_DV) will be set: D5=0 D4=1
- PIA <Status/Control> 00010000 \$10





START LDA SP, \$FFFF

**BSR CONA** 

**BSR CONP** 

**BSR READD** 

TST A, \$80

**BEQ FWD** 

**COM A** 

FWD BSR CHK

SON SWI

**READD** LDA B, <STATUS>

**AND B, \$01** 

BEQ «

 $LDAA, \langle RX \rangle$ 

**RTS** 

CONA LDA B, \$2A

STA B, <CONTROL>

**RTS** 

CONP LDA B, \$FF

STA B, <DIRECTION>

LDA B, \$10

STA B, < STATUS/CONTROL>

**RTS** 

CHK LDA B, <STATUS/CONTROL>

**AND B, \$80** 

**BEQ CHK** 

STA A, PORT

**RTS** 

Two computers are connected via ACIA interfaces. Write a code to transfer the memory contents of Computer-1 between addresses \$0000 and \$0100, to the same memory addresses of Computer-2 The ACIAs for both computers will be conditioned as follows:

```
RX/TX clk ratio: 1/8 T1=1 T0=1
```

8 bit data + 2 stop bits 
$$T3=1$$
  $T2=1$ 

Control Register: 0010 1111 ⇒ \$2F

mputer:		RX C	omputer:	
LDA	SP, \$FFFF	START	LDA	SP, \$FFFF
BSR	COND		BSR	COND
LDA	IX, \$0000		LDA	IX, \$0000
BSR	INSP	BACK	BSR	INSP
LDA	A, <ix+0></ix+0>		STA	A, <ix+0></ix+0>
STA	A, <transmitter></transmitter>		INC	IX
INC	IX		CMP	IX <b>,</b> \$0101
CMP	IX, \$0101		BNEQ	BACK
BNEQ	BACK		SWI	
SWI				
T.DA	A.\$2F	COND		A,\$2F
	·			A, <control></control>
RTS	II, CONTINUE,		RTS	
T.DA	A. <staths></staths>	INSP	LDA	A, <status></status>
	•		AND	A,\$01
	·		BEQ	INSP
	T110 T		LDA	A, <receiver></receiver>
1(10			RTS	
	LDA BSR LDA BSR LDA STA INC CMP BNEQ SWI LDA STA	LDA SP, \$FFFF  BSR COND  LDA IX, \$0000  BSR INSP  LDA A, <ix+0>  STA A, <transmitter> INC IX  CMP IX, \$0101  BNEQ BACK  SWI  LDA A, \$2F  STA A, <control>  RTS  LDA A, <status>  AND A, \$02  BEQ INSP</status></control></transmitter></ix+0>	LDA SP, \$FFFF START  BSR COND  LDA IX, \$0000  BSR INSP LDA A, <ix+0> STA A, <transmitter> INC IX CMP IX, \$0101  BNEQ BACK SWI  LDA A, \$2F STA A, <control> RTS  LDA A, \$302  BEQ INSP</control></transmitter></ix+0>	LDA SP, \$FFFF START LDA  BSR COND BSR LDA IX, \$0000  BSR INSP BACK BSR LDA A, <ix+0> STA  STA A, <transmitter> INC INC IX CMP CMP IX, \$0101  BNEQ BACK SWI  LDA A, \$2F STA A, <control> RTS  LDA A, \$32F STA A, <control> RTS  LDA A, \$02 BEQ INSP RTS  START LDA BSR /control></control></transmitter></ix+0>

On a display "A=" will be written, then the user enters a single digit decimal number. On the new line "B=" will be written. Then, another single digit decimal number will be written. On the next line "S=" will be written and the sum of the entered numbers will be written. The characters will be transmitted with the ASCII standard. ACIA will be conditioned as follows:

```
RX / TX clock frequency ratio: 1/1 T1=0 T0=0
8-bit data + 2 stop bits T3=1 T2=1
Even Parity T5=1 T4=0
```

Control Register: 0010 1100 \$2C

#### Example-3 A, \$42 \*/ B \*/ LDA BSR SEND A, \$3D \*/ = \*/LDA BSR SEND BSR **RECV** SP, \$FFFF START LDA BSR SEND LDA A, \$2C A, \$0011\*/39\*/ STA STA A, <CONTROL> BSR NEWLN A, \$41 \*/ A \*/ LDA A, \$53 \*/ S \*/ LDA BSR SEND BSR SEND A, \$3D \*/ = \*/LDA A, \$3D \*/ = \*/LDA BSR SEND BSR SEND BSR RECV NEWLN LDA A, \$0D BSR SEND A, \$0010 \*/ 37 \*/ STA BSR SEND A, \$0A LDA BSR NEWLN BSR SEND RTS SEND LDA B, <STATUS> AND B,\$02 RECV LDA B, <STATUS> BEO SEND B,\$01 AND STA A, <TRANSMITTER> BEO **RECV** RTS LDA A, <RECEIVER>

RTS

```
LDA
      A, <$0011>
      A, $OF */ 09 */
AND
LDA B,<$0010>
AND B, \$0F */ 07 */
      A,B */ 10 */
ADD
            */ 16 */
DAA
            */A->B */
TAB
SHR
      A
SHR
      A
SHR
      Α
        */ 01 */
SHR
      A
      A,$30 */ 31 */
OR
BSR
      SEND
            */B->A */
TBA
      A, \$0F */ 06 */
AND
      A, $30 */ 36 */
OR
BSR
      SEND
SWI
```

END

