BLG311E Formal Languages and Automata	BLG31E Formal Languages and Automata
RI G311E Formal Languages and Automata	Outline Polinikos and Models Models and Models
Finite State Machines	Definitions and Models (Wealy and Model)     Sequential System Design using Algorithmic State Machines
2012	<ul> <li>State Equivalence, State Compatibility and State Reduction</li> <li>State Equivalence and Reduction of Completely Specified State Tables</li> <li>State Compatibility, Compatibility Relation and Reduction of Incomplete</li> </ul>
BLC311E Formal Languages and Automata Letinitons and Models (Mealy and Moore)	BLG311E Formal Languages and Automata L-Definitions and Mocile (Mealy and Mocile)
Computing Machines	Computing Machines
Committee	Machine
A computer is a general purpose <i>machine</i> which can be programmed to carry out a finite set of arithmetic or logical operations( <i>computation</i> ).	A machine is a tool consisting of one or more generally moving parts that is constructed to achieve a particular goal. However, the advent of electronics technology has led to the development of devices without moving parts that are considered machines.
BLCS11E Forms Languages and Automata  Louinstions and Models (Meally and Moore)	BLG311E Formal Languages and Automata  — Definitions and Models (Mealy and Moore)
Computing Machines	Finite State Machine(FSM)
Abstract Machine An abstract machine, is a theoretical model of a computer hardware or software system.	An FSM has a mathmematical model defined by a quintuple $(S,I,O,\delta,\omega)$ , where:  ■ $S$ : Set of states.  ■ $I$ : Input alphabet (a finite, non-empty set of symbols)  ■ $O$ : Output alphabet (a finite, non-empty set of symbols)  ■ $\delta$ : The transition function defined on $I \times S \to S$ ■ $\omega$ : The output function defined on either $S \to O$ or $I \times S \to O$

# FSM properties

A finite state machine should hold the following properties

- It has finite input and output alphabets
- 2 It is deterministic

# Deterministic Machine

For a deterministic machine the outcome of a transition from one state to another given a certain input can be predicted for every occurrence. In a deterministic finite state machine, for each pair of state and input symbol there is one and only one transition to a next state.

# FSM properties

A finite state machine should hold the following properties

It has transducer capability.

output alphabet. Transducers are said to be able to transform inputs to A transducer machine has two alphabets: an input alphabet and an output.

## **Transducers**

When realizing transducers with digital circuits the concept of discrete-time is used.

fundamental concepts behind discrete time is an implied (actual or Discrete time is the discontinuity of a function's time domain that results from sampling a variable at a finite interval. One of the hypothetical) system clock.

**Transducers** 

in determining next state of the circuit the characteristic equation of the functions are determined by combinational circuits. On the other hand, In sequential synchronous digital circuits both the input and output flip-flop becomes effective as well. In a formal way

 $S(t^+) = Q(S(t), \delta(S(t), I(t)))$ 

- $\blacksquare$  SR type:  $q^+ = S + R'q$
- = D■ D type: q<sup>+</sup>
- JK type:  $q^+ = Jq' + K'q$
- T type:  $q^+ = T \oplus q$

For the case of a D flip-flop the next state is determined by  $S(t^+) = \delta(S(t), I(t))$ 

## **Transducers**

Transducers holds some certain properties in digital discrete-time systems.

- Sequence: Discretization is performed by the sequence order of
- [A]: A singleton set which only includes an empty string.

the labels. n is the length of the sequence.

- $O^*$ : Set of output sequences :  $O^* = [\Lambda] \cup O \cup O^2 \cup ... \cup O^n ...$ lacksquare  $I^*$ : Set of input sequences :  $I^* = [\Lambda] \cup I \cup I^2 \cup \ldots \cup I^n \ldots$
- Suppose that the transducer performs w=f(x) transformation where  $w\in O$  and  $x\in I$ . Function f holds following properties:
  - Length preservation:  $|w| = |x| = n; n \in \mathbb{N}$  Prefix inclusivity:
- $(x = x_1x_2) \land (w = w_1w_2) \land (|x_1| = |w_1|) \Rightarrow w_1 = f(x_1)$

# An example Machine

input from a keypad and accepts only one certain key combination. Suppose we want to design a machine that reads numerical codes For this particular case( $S,I,O,\delta,\omega$ ) can be defined as:

- $\blacksquare \ I \in \{0,1,2,\ldots,9\}.$  We may want to restrict the number of digits to 4, for example  $1234 \in I^4$
- $\blacksquare$  S: At each keystroke we need to control if the correct digit is input. In our case |S|=5 or  $s_f\in S:0\le i\le 4$ ■ O = {open, closed} is the output alphabet.

Our machine is going to accept the code after 4 correct inputs. The final state

 $=s_4.$  Let's ignore any wrong combinations at this moment for the sake of


- $\blacksquare$  Since we only have one correct combination  $\delta$  can be defined as follows  $\delta$  :

simplicity.

- $\begin{array}{c}
  (s_0, 1) \rightarrow s_1 \\
  (s_1, 9) \rightarrow s_2 \\
  (s_2, 0) \rightarrow s_3 \\
  (s_3, 3) \rightarrow s_4
  \end{array}$
- Our output function  $\omega$  maps  $s_i \to closed$  where  $0 < i \le 3$  and  $s_4 \to open$

# Machine Types


determined both by its current state and the current inputs  $I \times S \to O$ . A Mealy machine1 is a finite-state machine whose output values are



<sup>&</sup>lt;sup>1</sup>The Mealy machine is named after George H. Mealy, who presented the concept in a 1955 paper, "A Method for Synthesizing Sequential Circuits"

# Machine Types

A Moore machine<sup>2</sup> is a finite-state machine, whose output values are *O O* determined solely by its current state S




<sup>&</sup>lt;sup>2</sup>The Moore machine is named after Edward F. Moore, who presented the concept in a 1956 paper, "Gedanken-experiments on Sequential Machines"

# Modeling FSMs

Following elements can be used in modeling FSMs: Mealy Machine

	•	Y	( )	, ,	)			`	4	(,	$(s_j/O_l)$	
$I_m$						]	0	$O_1$	::	$O_l$		$O_p$
:							$I_m$					
$I_i$			$S_k/O_s$				i			$S_k$		
:			S			hine	I			S		Н
1						Moore Machine	$I_1$					
	$S_1$	::	$S_j$	::	$S_n$	Moo		$S_1$	:	$S_j$	::	$S_n$
						•						




Example

A coffee vending machine that accepts coins of 5, 10 and 25 cents, gives coffe for 15 cents and returns the change. Let's build Mealy and Moore models of this machine.

Mealy model,  $S_x/i,j$ : x denotes money input so far, i change return and j holds C for coffee output and - for no output. State diagram:

 $\begin{array}{c} 25 \\ S_0/10, C \\ S_0/15, C \\ S_0/20, C \end{array}$  $S_{10}/0, S_{0}/0,C$  $S_{0}/5,C$  $S_{10}/0, S_{10}/0, S_{0}/0,C$ State table:



## Example


For Moore model the number of states need to be at least the number of different State/output pairs in the Mealy model. States should not be assigned to the coins input. When no coins are input current state is preserved.

We can map Mealy model

## State table:

	n	2	S	
$S_0$	$S_5$	$S_{10}$	$S_{25}$	
55	$S_{10}$	$S_{15}$ $S_{30}$	$S_{30}$	-'0
$S_{10}$	$S_{15}$	$S_{20}$	$S_{35}$	
515	$S_5$	$S_{10}$	$S_{25}$	
$S_{20}$	55	$S_{10}$	525	
$S_{25}$	$S_5$	$S_{10}$	S <sub>25</sub>	
$S_{30}$	$S_5$	$S_{10}$	$S_{25}$	
535	55	$S_{10}$	525	

of this machines as follows  $S_5/0, -\rightarrow S_5$   $S_{10}/0, -\rightarrow S_{10}$   $S_0/0, S\rightarrow S_{15}$   $S_0/0, S\rightarrow S_{15}$   $S_0/5, S\rightarrow S_{20}$   $S_0/10, S\rightarrow S_{25}$   $S_0/15, S\rightarrow S_{30}$   $S_0/15, S\rightarrow S_{35}$ transitions to Moore states



- When designing digital hardware, a general approach is to handle data processing and control operations separately
- The control logic and data processing tasks of a digital system are specified by means of a hardware algorithm.
- One of the common ways in representing an algorithm is by using a flowchart.

# BLG311E Formal Languages and Automata

# Algorithmic State Machines




Algorithmic state machine(ASM) is a special type of flowchart that has been devveloped specifically to define digital hardware algorithms. ASMs are composed of three basic elements:

- The state box: Denoted as a rectangle within which are written register operations or output signals.
  - The decision box: Diamond shaped box describing the effect of an input on the control subsystem.
- The conditional box: Oval shaped box unique to ASMs. Register operations or outputs listed in the box are generated during a given state provided that the input condition is satisfied.

# LG311E Formal Languages and Automata

# An ASM and an equivalent Statechart





## BLG311E Formal Languages and Automata —Sequential System Design using Algorithmic State Machin

## 

Positive transition of pulse ——
The major difference between an ASM and a flowchart is in interpreting its timing properties. In a flowchart every transition between elements is done sequentially while in an ASM opertaions in

a block is done simultaneously. By the second rise of the clock signal's

Register A is incremented


positive edge:

- If E=1 register R is cleared
- B Depending on the values of E control is transferred to next state.

# Sequential System Design using Algorithmic State Machines

# Timing differences between Mealy and Moore Circuits


Let's investigate three different designs of a circuit to detect the rising edge of a slow "strobe" input and generate a "short" output pulse. $^3$ 




<sup>3</sup>Examples taken from Dr. Pong P. Chu's book titled "RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability."

# BLOST I E FOrmat Languages and Automata - Sequential System Design using Algorithmic State Machines

# A Moore Machine Design



# A Mealy Machine Design




## Zero Another Mealy Machine Design delay state mealy2) state (moore) state (meaty) p2 P.


## Example

the machine finishes its run and gets back to the starting state register operations. Subtraction result is going to be held in a separate "carry" designed. Machine will kick off by an input signal switching to "1" and load the numbers successively to eight bit registers A, B and C. After An ASM that calculates the largest of three positive integers is to be combinational subtraction circuit is going to be used for comparison "D" is going to hold the largest number D=Max(A,B,C). A flag.


- Sketch the ASM diagram of the machine, defined above.
- Design and sketch the controller unit assigning each state to a D
- 3 Design and sketch data unit. State the input signals of the units you have used.



# $\stackrel{F}{\leftarrow} 1$ Example - ASM 2



# Example - States




$$T_0 = T_3 + s'T_0$$
  
 $T_1 = sT_0$   
 $T_2 = T_1$   
 $T_3 = T_2$ 

$$\Gamma_2 = T_1 \\
\Gamma_3 = T_2$$

# Example - Control Unit

$$T_0 = T_3 + s'T_0$$
  
 $T_1 = sT_0$   
 $T_2 = T_1$   
 $T_3 = T_2$ 

$$\begin{array}{l} {\sf Example - Data\ Unit} \\ {\it L_A = L_B = L_C = sT_0} \\ {\it L_D = T_3} \\ {\it L_E = T_3} \\ {\it L_F = ET_2} \\ {\it K_F = sT_0} \end{array}$$



# State equivalence

overcome this situation mathematical definition of equivalency and During a system's design iterations designers may come up with non-optimal state tables containing equivalent states. In order to state reduction principles are used.

# Equivalence Relation

A given binary relation  $\sim$  on a set S is said to be an equivalence relation if and only if it is reflexive, symmetric and transitive.

Equivalently,  $\forall s_i, s_j, s_k \in S$ :

- $s_i \sim s_i$
- $s_i \sim s_j \Rightarrow s_j \sim s_i$
- $s_i \sim s_k \wedge s_k \sim s_j \Rightarrow s_i \sim s_j$

# State equivalence

Using the mathematical definition of equivalency the set of machine states can be partitioned into equivalence classes. Equivelance classes should include

- Explicitly equivalent states
- Implicitly equivalent states, whose equivalency depends other states' equivalency.

# State Equivalency Conditions

The necessary and sufficient conditions for two states in a state table to be equivalent are: For all the inputs of those states

- Outputs should be the same
- Successing conditions should
- be explicitly or implicitly equivalent
   not have any outputs that doesn't conform equivalency

Dependency identification of states can be performed using dependency tables and undirected relation graphs. Let's consider the following state table.

$I_4$	$0/{}^{1}S$	$0/\varepsilon S$	$0/\varepsilon S$	$0/\varepsilon_S$	$0/{}^{\varsigma}S$	$0/\varepsilon S$	$0/\varepsilon S$	$0/{}^{1}S$
$I_3$	$S_{5}/1$	$0/{}^{9}S$	$S_{4}/0$	$S_4/1$	$S_{5}/1$	$S_2/0$	$S_4/1$	$S_{5}/1$
$I_2$	$S_2/1$	$S_{2}/0$	$0/^{2}S$	$S_7/1$	$S_6/1$	$0/{}^{9}S$	$S_7/1$	$S_6/1$
$I_1$	$S_{1}/0$	$S_2/1$	$S_{3}/1$	$S_{1}/0$	$S_{2}/0$	$S_2/1$	$0/{}^{8}S$	$0/{}^{8}S$
I/S	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$

We shall build a dependency table step by step based on the state dependencies

									S <sub>7</sub>							
14	0/1	٧/٥	٧/٥	٧/٥	2/0	9/9	0/8	0/1	$S_6$							
_	Sı	S3,	$S_{3}$	$S_3$	S <sub>5</sub> ,	S3,	$S_3/$	$S_{1}$	$S_5$							
$I_3$	$S_5/1$	$0/^{9}S$	$S_{4}/0$	$S_{4}/1$	$S_{5}/1$	$S_{2}/0$	$S_{4}/1$	$S_{5}/1$	$S_4$							
$I_2$	$S_{2}/1$	$S_{2}/0$	$0/^{2}S$	$S_{7}/1$	$S_{6}/1$	$0/^{9}S$	$S_7/1$	$S_{6}/1$	$S_3$							
	0	_	_	0	0	1	0	0	$S_2$							
1	$S_1/$	$S_2/$	$S_3/$	$S_1/S$	$S_{5}/$	$S_2/$	$S_8$	$S_8$	$S_1$							
S/I	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	S <sub>7</sub>	$S_8$		$S_2$	$S_3$	$S_4$	S <sub>5</sub>	$S_6$	S <sub>7</sub>	S <sub>8</sub>

																S <sub>7</sub>			<u> </u>	<u> </u>			
	duction	State Equivalence and Reduction of Completely Specified State Tables					$I_4$	$S_1/0$	$S_{3}/0$	$S_{3}/0$	$S_{3}/0$	$S_{5}/0$	$S_{3}/0$	$S_{3}/0$	0/1S	S <sub>5</sub> S <sub>6</sub>							
ta	and State Re						$I_3$	S <sub>5</sub> /1	S <sub>6</sub> /0	S <sub>4</sub> /0	S <sub>4</sub> /1	S <sub>5</sub> /1	$S_{2}/0$	$S_4/1$	$S_{5}/1$								
and Automat	Sompatibility						$I_2$	52/1	$S_{2}/0$	0/2	$S_{7}/1$	$S_{6}/1$	0/9S	$S_{7}/1$	$S_{6}/1$	$S_2$ $S_3$							
Langnages	ence, State 0						11	0/18	$S_{2}/1$	$S_{3}/1$	$S_{1}/0$	$S_{2}/0$	$S_{2}/1$	0/8S	0/8S	$S_1$	×	×	×	(5,6)			
.G311E Formal Languages and Automata	-State Equivalence, State Compatibility and State Reduction	State Equit					S/I	Sı	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	

										$S_7$							
										$S_6$							
e Tables										$S_5$							
on fied Stat	[		0 0	0	0	0	0	0	0	$S_4$							
Reduction in Special i		$I_4$	$\frac{s_1/0}{S_3/0}$	$S_{3}/0$	$S_3/$	$S_{2}/0$	S <sub>3</sub> /	$S^3/0$	0/1S	$S_3$							
and State f Complete		l3	$\frac{55/1}{56/0}$	$S_{4}/0$	$S_{4}/1$	$S_{5}/1$	$S_{2}/0$	$S_{4}/1$	$S_{5}/1$	$S_2$		(2,7)(4,6)	×	×	0		
patibility uction o		I <sub>2</sub>	$\frac{S_2/1}{S_2/0}$	$0/^{2}S$	$S_7/1$	$S_{6}/1$	0/9S	$S_7/1$	$S_6/1$	_		(2,7					
State Equivalence, State Compationity and State Reduction     Lessate Equivalence and Reduction of Completely Specified State Tables		_ <	$\frac{S_1/0}{S_2/1}$ S	S <sub>3</sub> /1 S	S <sub>1</sub> /0 S	S 0/S	$S_2/1$ S	S 0/8S	S 0/8S	$S_{\rm I}$	×	×	×	(5,6)	×	(2,7)(4,5)	(2,6)
Equivale ate Equiv		I/S	$S_1$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	22	$S_8$
-State	•																

										S <sub>7</sub>							
										$S_6$							
e Tables										$S_5$							
on ified Stat	Г	0,	0,	0,	0,	0,	0,	0,	0,	$S_4$							
Reducti ly Spec	_	$S_1/0$	$S_{3}/0$	$S_{3}/0$	$S_{3}/0$	$S_{2}/0$	$S_{3}/0$	$S_{3}/0$	0/1S	$S_3$							
LOST ITE FORMAL Languages and Automata —State Equivalence, State Compatibility and State Reduction —State Equivalence and Reduction of Completely Specified State Tables	-	13 S <sub>5</sub> /1	$S_{6}/0$	$S_{4}/0$	$S_4/1$	$S_5/1$	$S_{2}/0$	$S_4/1$	$S_{5}/1$	$S_2$		(2,7)(4,6)	×	×	0		
Lest te Formal Languages and Automata  State Equivalence, State Compatibility at  State Equivalence and Reduction of C		$\frac{r_2}{S_2/1}$	$S_2/0$	0/2S	$S_7/1$	$S_6/1$	0/98	$S_{7}/1$	$S_{6}/1$	5		(2,7)					
es amo e Comp nd Red	-	+	-	Н	Н	Н	S		Н					0		1,5)	c
Stat Stat		S <sub>1</sub> /0	$S_{2}/1$	$S_{3}/1$	$S_{1}/0$	$S_2/0$	$S_{2}/1$	0/8S	0/8S	$S_1$	×	×	×	(2,6)	×	(2,7)(4,5)	0 (9 6)

											57							
											$S_6$							
											$S_5$							
											$S_4$							
duction		$I_4$	$0/1_{S}$	$S_{3}/0$	$S_3/0$	$S_{3}/0$	$S_{2}/0$	$S_{3}/0$	$S_{3}/0$	$0/1_{S}$	$S_3$							
ate Rev		-	Н			1	1	H	_	_			<b>X</b> (s					
and St		$I_3$	$S_5/$	$S_{6}/0$	$S_{4}/0$	$S_4$	$S_5/$	$S_{2}/0$	S <sub>4</sub> /	$S_5/$	$S_2$		(2,7)(4,6)X	×	×	0	×	
atibility		$I_2$	./1	$S_2/0$	$0/^{2}S$	,/1	:/1	$0/^{9}S$	./1	,/1			(2					
Сотр			$S_2/$	$S_2$	S7	/ <sup>2</sup> S	$S_6$	$S_6$	S <sub>7</sub> /	$S_6$					0		2)X	0
state Equivalence, State Compatibility and State Reduction		$I_1$	$S_{1}/0$	$S_{2}/1$	$S_{3}/1$	$S_{1}/0$	$S_{2}/0$	$S_{2}/1$	0/8S	0/8S	$S_1$	×	×	×	(2,6)	×	(2,7)(4,5)X	(2,6)
valenc		1				H		H		~	-						H	Н
e Equi		I/S	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	S7	$S_8$		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$
state																		

													$S_7$						
													$S_6$						
													$S_5$						
	Reduction	-State Equivalence and Reduction of Completely Specified State Tables		$I_4$	$S_{1}/0$	$S_{3}/0$	$S_{3}/0$	$S_{3}/0$	$S_{5}/0$	$S_{3}/0$	$S_{3}/0$	$S_1/0$	S <sub>4</sub>				(1,5)(6,7)(3,5)		
	State F			$I_3$	$S_{5}/1$	0/9S	$S_{4}/0$	$S_4/1$	$S_5/1$	$S_{2}/0$	$S_4/1$	$S_{5}/1$					Ę,		
lata	ty and				S	S	S	S	S	S	S	S	$S_3$			×	×	×	×
מוסי מווי	mpatibili	eduction		$I_2$	$S_{2}/1$	$S_{2}/0$	$2^{2}/0$	$S_{7}/1$	$S_{6}/1$	$S_{6}/0$	$S_7/1$	$S_{6}/1$	$S_2$		×	×	×	0	×
DEGOTTE I VIIII al Languages and Automata	-State Equivalence, State Compatibility and State Reduction			11	$0/^{1}S$	$S_{2}/1$	$S_{3}/1$	0/18	S <sub>5</sub> /0	$S_{2}/1$	0/8S	0/8S	$S_1$	×	×	×	(2,6)	×	×
8	Equivale			S/I	$S_1$	$S_2$	$S_3$	S4	$S_5$	$S_6$	$S_7$	$S_8$		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$
25	State	Š																	

ı											S <sub>7</sub>							
ı	ate Tables										$S_6$							
ion	ified St	Г	0/	0/	0/	0/	0/	0/	0/	0/	$S_5$							
Reduct	ely Spec	$I_4$	$S_1$	$S_{3}/0$	S3,	53/	S <sub>5</sub> /	S3,	53/	$S_{1}$	$S_4$				×	×	્(1,8)	
nd State	Complete	$I_3$	$S_{5}/1$	0/9S	$S_{4}/0$	$S_{4}/1$	$S_{5}/1$	$S_{2}/0$	$S_4/1$	$S_5/1$	_						H	Н
tomata bility a	on of C		_	-	0	_	_	0	1	_	$S_3$			×	×	×	×	×
and Aur	Reducti	$I_2$	$S_2/$	$S_{2}/0$	S <sub>7</sub> /	S <sub>7</sub> /	$S_6$	$S_6$	$S_7/$	$S_6$	$S_2$		×	×	×	0	×	×
iöt 1E Formal Languages and Automata state Equivalence, State Compatibility and State Reduction	-State Equivalence and Reduction of Completely Specified State Tables	$I_1$	$S_{1}/0$	$S_{2}/1$	$S_{3}/1$	$S_{1}/0$	$S_{2}/0$	$S_{2}/1$	0/8S	0/8S	$S_1$	×	×	×	(2,6)	×	×	(2,6) ه
11E Forma	-State Equiv	I/S	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	S <sub>7</sub>	$S_8$

		27
		S <sub>6</sub>
golds		SS
page Equivaence and rectuding to completely systema state facilies	I <sub>4</sub> S <sub>1</sub> /0 S <sub>3</sub> /0	X X X (1,8)° (1,8)°
	$\begin{array}{c} I_3 \\ S_5/1 \\ S_6/0 \\ S_4/0 \\ S_5/1 \\ S$	
	$\begin{array}{c} I_2 \\ S_2/1 \\ S_2/0 \\ S_7/0 \\ S_6/1 \\ S$	<del>                                     </del>
	$\begin{array}{c} I_1 \\ S_1/0 \\ S_2/1 \\ S_3/1 \\ S_3/0 \\ S_5/0 \\ S_2/1 \\ S_8/0 \\ S_8/0 \\ S_8/0 \end{array}$	$\begin{array}{c c} S & \times & \times \\ \times & \times & \times \\ \times & \times & \times \\ \times & \times &$
	S/1 S <sub>2</sub> S <sub>3</sub> S <sub>5</sub> S <sub>6</sub> S <sub>7</sub>	╟┼┼┼┼┼

				$I_4$	$0/{}^{1}S$	0/28
				$I_3$	$S_{5}/1$	O/S
				$I_2$	$S_{2}/1$	0/5
				$I_I$	$0/^{1}S$	1/5
				I/S	$S_1$	S
ľ						
	-State Equivalence and Reduction of Completely Specified State Tables	valence and Reduction of Completely S $I_1$ $I_2$ $I_3$ $I_3$ $I_4$ $I_5$ $I_$				

									S <sub>7</sub>							
									$S_6$						(3,5)	
									S <sub>5</sub>					×	(5,8)(4,5)(6,7)(3,5)	
$I_4$	$S_{1}/0$	$S_{3}/0$	$S_{3}/0$	$S_{3}/0$	$S_{2}/0$	$S_{3}/0$	$S_{3}/0$	$S_{1}/0$	$S_4$				×	×	(1,8)。	×
$I_3$	$S_{5}/1$	$0/^{9}S$	$S_{4}/0$	$S_{4}/1$	$S_5/1$	$S_{2}/0$	S <sub>4</sub> /1	$S_5/1$	$S_3$			×	×	×	×	×
$I_2$	$S_2/1$	0/zS	$0/^{2}S$	$1/^{2}S$	$S_{6}/1$	$0/{}^{9}S$	$S_{7}/1$	$S_{6}/1$	$S_2$		×	×	×	0	×	×
$I_1$	$S_{1}/0$	$S_{2}/1$	$S_{3}/1$	$S_{1}/0$	$S_{2}/0$	$S_{2}/1$	0/85	0/8S	$S_1$	×	×	×	(2,6) ه	×	×	0 (9 6)
I/S	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	S7	S8		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	S <sub>7</sub>	°S.


											$S_6$			
			ı			ı			1		$S_5$			
Reduction		$I_4$	$S_{1}/0$	$S^3/0$	$S^3/0$	$S_{3}/0$	$S_{5}/0$	$S_{3}/0$	$S_{3}/0$	$S_{1}/0$	S <sub>4</sub>			
nd State		$I_3$	$S_{5}/1$	$0/^{9}S$	$S_{4}/0$	$S_4/1$	$S_{5}/1$	$S_{2}/0$	$S_4/1$	$S_{5}/1$				
<ul> <li>State Equivalence, State Compatibility and State Reduction</li> </ul>		$I_2$	$S_{2}/1$	$S_{2}/0$	$0/^{2}S$	$S_7/1$	S <sub>6</sub> /1	$0/^{9}S$	$S_7/1$	S <sub>6</sub> /1	$S_2$ $S_3$		×	_ ×
state Com			0,	1	1	0	\$ 0/9	_	5 0/8S		_	×	,	L
valence, S		1 1	$S_{1}$	S <sub>2</sub> /	, S <sub>3</sub> /			, S <sub>2</sub> /	H		S		_	Î
state Equi		/S	$S_1$	$S_2$	$S_3$	$S_4$	S <sub>5</sub>	$S_6$	$S_7$	$S_8$		$S_2$	$S_3$	Š
Ÿ.														

	$S_7$							(6,7)(4,5)
	$S_6$						×	×
	S <sub>5</sub>					×	×	(1,5)
14 51/0 53/0 53/0 53/0 53/0 53/0 53/0	$S_4$				×	×	ं(8,1	×
$\begin{array}{c} I_3 \\ S_5/1 \\ S_6/0 \\ S_4/1 \\ S_5/1 \\ S_2/0 \\ S_5/1 \\ S_5/1 \\ S_5/1 \\ S_5/1 \\ S_5/1 \end{array}$	$S_3$			×	×	×	×	×
$\begin{array}{c} I_2 \\ S_2/1 \\ S_2/0 \\ S_7/0 \\ S_7/1 \\ S_6/1 \\ S_6/1 \\ S_6/1 \\ S_6/1 \end{array}$	$S_2$		×	×	×	0	×	×
$\begin{array}{c} I_1 \\ S_1/0 \\ S_2/1 \\ S_3/1 \\ S_1/0 \\ S_2/1 \\ S_8/0 \\ S_8/0 \\ S_8/0 \end{array}$	$S_1$	×	×	×	(2,6) ه	×	×	(2,6) 。
S/1 S <sub>2</sub> S <sub>3</sub> S <sub>4</sub> S <sub>5</sub> S <sub>6</sub> S <sub>8</sub>		$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$


(1,3)


In the dependency table below we can see that some equivalencies depend on others. We can sketch a directed graph based on those dependencies.

$S_6$ $S_7$						×	×
$S_5$					×	×	(1,5)
$S_4$				×	×	(1,8)	×
$S_3$			×	×	×	×	×
$S_2$		×	×	×	0	×	Χ
$S_1$	×	×	×	(2,6) °	×	×	(2,6) 。
	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	S7	$S_8$




dependencies and find the connected components inside the graph. We can sketch an undirected dependency graph using directed We can combine these cliques and discover equivalent states.





discovered

									our state table using the equivalence classes we have just
$I_4$	0/1S	$S_{3}/0$	$S_{3}/0$	$S_{3}/0$	$S_{2}/0$	$S_{3}/0$	$S_{3}/0$	$S_{1}/0$	le usir
$I_3$	$S_{5}/1$	$0/^{9}S$	$S_{4}/0$	$S_4/1$	$S_{5}/1$	$S_{2}/0$	$S_4/1$	$S_{5}/1$	ate tab
$I_2$	$S_{2}/1$	$S_{2}/0$	$0/^{2}S$	$S_{7}/1$	$S_{6}/1$	$0/^{9}S$	$S_7/1$	$S_{6}/1$	
$I_1$	$0/^{1}S$	$S_{2}/1$	$S_{3}/1$	$0/^{1}S$	$S_{2}/0$	$S_{2}/1$	0/8S	0/8S	we rebuild
S/I	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$	f we r



# State compatibility

by the lack of information. An incomplete FSM transitions under some A machine can sometimes be defined incompletely, either willingly or inputs lead to unspecified states or unspecified outputs. In order to eliminate the redundant states in such machines the concept of compatibility relation can be used.

# Compatibility Relation

For example let function d(x,y) denote the distance between points x and y. If we define a relation  $R_{\gamma} = \{(a,b)|d(a,b) \leq 2,a,b \in \mathbb{N}\}$ . For this relation  $1\gamma 3$  and  $3\gamma 5$  holds but  $1\gamma 5$  doesn't. On the other hand transitive pairs can also be found like  $1\gamma 2$  and  $2\gamma 3$ .  $\gamma$  is a compatibility A given binary relation  $\gamma$  on a set S is said to be a compatibility relation if and only if it is reflexive, symmetric and non-transitive. relation.

## Compatibility Class

has been defined. Each compatibility class is transitive inside. Differing A compatibility relation forms the compatiblity classes over the set it from equivalence classes, compatibility classes may not be distinct.

# Maximal Compatibility Class

A compatible class is said to be maximal if it is not covered by any other compatible class. Class' graph is not a subgraph of another compatibility class.

For the following three compatibility classes  $(a,b,c,d) \supseteq (a,b,c) \supseteq (a,b), (a,b,c,d)$  is the maximal compatibility


A set of compatible classes covers machine  $\ensuremath{\mathbb{M}}$  if it contains all the states of the machine.

## Complete Cover

The set of all the maximal compatible classes that covers machine  $\mathbb{M}$ .

## Example

 $R_{\gamma} = \{a\gamma b, a\gamma c, a\gamma d, b\gamma c, b\gamma d, c\gamma d, b\gamma e, e\gamma f, e\gamma g, g\gamma f, g\gamma h\}$ Let's sketch the relation graph. For the relation  $\gamma$  defined as



The complete cover of the graph is:  $\{\{a,b,c,d\}\{b,e\}\{e,f,g\}\{g,h\}\}$ . For this example one can find a cover that doesn't contain  $\{b,e\}$  however the complete cover should contain  $\{b,e\}$  too.

# Compatibility of States

States  $s_i$  and  $s_j$  are compatible, if and only if, for every possible input sequence applicable to them, the same output sequence is produced. Compatible states are denoted as  $s_i \gamma s_j$ .

Let's consider the three states below

- $s_1 = ab \otimes ef$  $s_2 = aOfef$

There exists two compatible classes  $s_1, s_2$  and  $s_2, s_3$  in this example.

# State Compatibility Conditions

The necessary and sufficient conditions for two states in a state table to be compatible are: For all the inputs of those states

- Outputs should be the compatible
- Successing conditions should
- be explicitly or implicitly compatible
   not have any outputs that doesn't conform compatibility

State reduction using a complete cover may yield to a non-optimal result. In order to achieve optimal state reduction minimal closed covers should be used.

## Implied Compatible

Under input i, a set of states S implies another set of states R, if R is a set of next states for S. If S is a compatible, then R is called an implied compatible of S under input i.

A set of compatibles is closed if for every compatible contained in the set, all its implied compatibles are also contained in the same set.

State reduction using a complete cover may yield to a non-optimal result. In order to achieve optimal state reduction minimal closed covers should be used.

# Minimal Closed Cover

A set of k compatibles forming the set  $\mathbb S$  is called a minimal closed cover if and only if S satisfies

- lacktriang Covering condition:  $\mathbb S$  covers the machine  $\mathbb M$
- Closure condition: S is closed 2
- f 3 Minimal condition: A set of k-1 or less compatibles does not satisfy both covering condition and closure condition.

## Example

Let's consider the following incomplete state table:

$I_4$		1	$S_1/0$	- 0,	$-  S_4/- $
$I_3$	$S_5/$	$S_4/$	1	$S_{4}/0$	$S_3/$
$I_2$		$S_{5}/1$	$S_{2}/1$	$S_1/1$	-/1
$I_1$	-	ı	$S^3/0$	$S^3/0$	$S_{4}/0$
	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$

and its corresponding dependency table  $S_1$   $S_2$   $S_3$ 

				$S_3 - S_4$	
			$S_{1} - S_{2}$	$S_3 - S_4, S_1 - S_4 X$	
-		$S_2 - S_5$	$S_1 - S_5 X$	$S_3 - S_4$	
	$S_4 - S_5$	0	X	$S_3 - S_5 X$	
	$S_2$	$S_3$	$S_4$	$S_5$	

## Example

Let's build the relation graph of the state compatibilities. We label edges as compatibility dependencies.

54.55	`/\`\	S	177	1	1 /53.54, 1 / 51.53	/	
7	S4 ,				$S_3 - S_4$		
	S <sub>3</sub>			$S_1 - S_2$	$S_3 - S_4, S_1 - S_4 X$		
	$S_2$		$S_2 - S_5$	$S_1 - S_5 \times$	$S_3 - S_4$		
	$S_1$	$S_4 - S_5$	0	×	$S_3 - S_5 X$		
		$S_2$	$S_3$	$S_4$	$S_5$		

This machine's maximal compatibility class is  $\{(S_1,S_2,S_3),(S_3,S_4),(S_2,S_5),(S_4,S_5)\}$ 

## Example

The relation graph points out a four state machine, it may be approporiate to examine dependency graph of the relation as well.



For the graph above,  $(S_1,S_2)$ ,  $(S_3,S_4)$  and  $(S_4,S_5)$  forms a compatibility class having closure property and covering all the states of the system.

## Example

At the end of the process we can build a new state table for the machine.

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	/ model reduced machi
S <sub>2</sub> S <sub>3</sub>	,

(S4,S5) C b/0 a/1 b/0 A Moore model machine I I I I I I I I I I I I I I I I I I I		p,c/		0	-	c
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0/c	Je	$I_4$	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ı		nachii	$I_3$	Z	7
Moore I		a/1	-	$I_2$	Z	1
A Mo		0/q	ore m	$I_1$		l
(S <sub>4</sub> , S <sub>5</sub> )		О	A Mo		1/1)	10/0
(S4,		S <sub>5</sub> )			е)	,
ட		(S <sub>4</sub> ,			_	`

0	-	0	0	-	
$I_4$			^	Μ	
$I_3$	Z	Z	Μ	Μ	
$I_2$	Z	Z	n	n	
$I_1$			Μ	Μ	
	(a/1)	(a/o)	(0/q)	(L/O)	
	n	^	Μ	Z	