Д

68HC12 and HCS12 Instruction Set *

^{*}Used with permission of Motorola, Inc.

Notation Used in Instruction Set Summary

Explanation of Italic Expressions in Source Form Column

```
abc - A or B or CCR
   abcdxys — A or B or CCR or D or X or Y or SP. Some assemblers also allow T2 or T3.
         abd — A or B or D
     abdxys — A or B or D or X or Y or SP
       dxys - D or X or Y or SP
       msk8 — 8-bit mask, some assemblers require # symbol before value
       opr8i - 8-bit immediate value
      opr16i — 16-bit immediate value
      opr8a -- 8-bit address used with direct address mode
     opr16a - 16-bit address value
oprx0_xysp — Indexed addressing postbyte code:
                     ndexed addressing postbyte code:

oprx3,-xys Predecrement X or Y or SP by 1 . . . 8

oprx3,+xys Preincrement X or Y or SP by 1 . . . 8

oprx3,xys- Postdecrement X or Y or SP by 1 . . . 8

oprx3,xys- Postincrement X or Y or SP by 1 . . . 8

oprx5,xysp S-bit constant offset from X or Y or SP or PC

abd,xysp Accumulator A or B or D offset from X or Y or SP or PC
       oprx3 — Any positive integer 1 . . . 8 for pre/post increment/decrement
       oprx5 -- Any value in the range -16 . . . +15
       oprx9 — Any value in the range –256 . . . +255
     oprx16 — Any value in the range –32,768 . . . 65,535
       page — 8-bit value for PPAGE, some assemblers require # symbol before this value
        rel8 — Label of branch destination within –256 to +255 locations
        rel9 — Label of branch destination within -512 to +511 locations
       rel16 — Any label within 64K memory space
   trapnum — Any 8-bit value in the range $30-$39 or $40-$FF
         xys — X or Y or SP
       xysp — X or Y or SP or PC
```

CPU12 REFERENCE GUIDE

Address Modes

IMM — Immediate

IDX — Indexed (no extension bytes) includes:

5-bit constant offset

Pre/post increment/decrement by 1 . . . 8

Accumulator A, B, or D offset

IDX1 — 9-bit signed offset (1 extension byte)
 IDX2 — 16-bit signed offset (2 extension bytes)
 [D, IDX] — Indexed indirect (accumulator D offset)

[IDX2] — Indexed indirect (16-bit offset)

INH — Inherent (no operands in object code)
 REL — 2's complement relative offset (branches)

Machine Coding

 $\,$ dd $\,$ — 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).

ee — High-order byte of a 16-bit constant offset for indexed addressing.

eb - Exchange/Transfer post-byte.

 £f — Low-order eight bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.

hh - High-order byte of a 16-bit extended address.

ii - 8-bit immediate data value.

kk — Low-order byte of a 16-bit immediate data value.

1b - Loop primitive (DBNE) post-byte.

11 — Low-order byte of a 16-bit extended address.

mm — 8-bit immediate mask value for bit manipulation instructions.
 Set bits indicate bits to be affected.

pg — Program page (bank) number used in CALL instruction.

 $qq\,$ — High-order byte of a 16-bit relative offset for long branches.

tn — Trap number \$30–\$39 or \$40–\$FF.

rr — Signed relative offset \$80 (-128) to \$7F (+127).
Offset relative to the byte following the relative offset byte, or low-order byte of a 16-bit relative offset for long branches.

xb — Indexed addressing post-byte.

Access Detail

Each code letter equals one CPU cycle. Uppercase = 16-bit operation and lowercase = 8-bit operation. For complex sequences see the *CPU12 Reference Manual* (CPU12RM/AD).

- f Free cycle, CPU doesn't use bus
- g Read PPAGE internally
- I Read indirect pointer (indexed indirect)
- i Read indirect PPAGE value (call indirect)
- n Write PPAGE internally
- O ptional program word fetch (P) if instruction is misaligned and has an odd number of bytes of object code — otherwise, appears as a free cycle (f)
- P Program word fetch (always an aligned word read)
- r 8-bit data read
- R 16-bit data read
- s --- 8-bit stack write
- s 16-bit stack write
- w 8-bit data write
- w -- 16-bit data write
- u --- 8-bit stack read
- v 16-bit vector fetch
- t 8-bit conditional read (or free cycle)
- $_{\mathrm{T}}$ 16-bit conditional read (or free cycle)
- x 8-bit conditional write

Special Cases

Condition Codes Columns

- - Status bit not affected by operation.
- 0 Status bit cleared by operation.
- 1 Status bit set by operation.
- $\Delta\,$ Status bit affected by operation.
- \Downarrow Status bit may be cleared or remain set, but is not set by operation.
- $\ensuremath{\Uparrow}$ Status bit may be set or remain cleared, but is not cleared by operation.
- ? Status bit may be changed by operation but the final state is not defined.
- ! Status bit used for a special purpose.

Source Form	Operation	Addr. Mode	Machine Coding (hex)		s	х	Н	ı	N	z	٧	С
ABA	(A) + (B) ⇒ A Add Accumulators A and B	INH	18 06	2	-	-	Δ	-	Δ	Δ	Δ	Δ
ABX	(B) + (X) ⇒ X Translates to LEAX B,X	IDX	1A E5	2	-	-	-	-	-	-	-	-
ABY	(B) + (Y) ⇒ Y Translates to LEAY B,Y	Xai	19 ED	2	-	-	-	-	-	-	-	-
ADCA opr	$(A) + (M) + C \Rightarrow A$	IMM	89 ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
	Add with Carry to A	DIR	99 dd	3	l			ĺ				1
× .		EXT	B9 hh II	3					ł			ļ
		XQI	A9 xb	3		l	l		1			1
		IDX1	A9 xb ff	3								
		IDX2	A9 xb ee ff	4		ĺ				ì		l
		(D,IDX)	A9 xb	6	1	l		l				1
		[IDX2]	A9 xb ee ff	6				L		L	L	L
ADCB opr	(B) + (M) + C ⇒ B	IMM	C9 ii	1	-	-	Δ	1-	Δ	Δ	Δ	Δ
	Add with Carry to B	DIR	D9 dd	3					ļ			
		EXT	F9 hh II	3			l	1		ĺ		
		IDX	E9 xb	3	1	l	1	1	1			
		IDX1	E9 xb ff	3	1		l	l				ł
	•	IDX2	E9 xb ee ff	4	i			Į	1			
		[D,IDX]	E9 xb	6				ı				
		[IDX2]	E9 xb ee ff	6				L_				L
ADDA opr	$(A) + (M) \Rightarrow A$	IMM	8B ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
•	Add without Carry to A	DIR	9B dd	3			i	ł				
		EXT	BB hh II	3								
	1	1DX	AB xb	3		1						
		IDX1	AB xb ff	3		ĺ		Į	ĺ			
		IDX2	AB xb ee ff	4	1		ĺ				ŀ	ı
		[D,iDX]	AB xb	6								
		[IDX2]	AB xb ee ff	6		<u> </u>				l		Ĺ
ADDB opr	$(B) + (M) \Rightarrow B$	IMM	CB ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
,	Add without Carry to B	DIR	DB dd	3			ĺ	ŀ				ľ
		EXT	FB hh II	3								
		IDX	EB xb	3								ĺ
		IDX1	EB xb ff	3	1			1				1
		IDX2	EB xb ee ff	4		1						
		[D,IDX]	EB xb	6								
		[IDX2]	EB xb ee ff	6								
ADDD opr	(A:B) + (M:M+1) ⇒ A:B	IMM	C3 jj kk	2	-		-	-	Δ	Δ	Δ	Δ
	Add 16-Bit to D (A:B)	DIR	D3 dd	3								
	,	EXT	F3 hh II	3	١.							
		IDX	E3 xb	3					,			
		IDX1	E3 xb ff	3								
	1	IDX2	E3 xb ee ff	4								
		[XDI,D]	E3 xb	6								ĺ
	1	[IDX2]	E3 xb ee ff	6								

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~.	s	x	н	ı	N	z	٧	С
ANDA opr	(A) • (M) ⇒ A	IMM	84 ii	1	-	-	-	-	Δ	Δ	0	-
	Logical And A with Memory	DIR	94 dd	3			1		Ì			
	1	EXT	B4 hh II	3		ĺ		l	İ			
		IDX	A4 xb	3								!
		IDX1	A4 xb ff	3	1		Į	İ				'
		IDX2	A4 xb ee ff A4 xb	4]		:
		[D,IDX] [IDX2]	A4 xb ee ff	6			1			l		
44100	(B) • (M) ⇒ B	IMM	C4 ii	1	 	-	-	-	Δ	Δ	0	-
AND8 opr	Logical And B with Memory	DIR	D4 dd	3	_	1			1	-	١	
	Edgical And B with Memory	EXT	F4 hh II	3	1							
		IDX	E4 xb	3	1		ĺ				l	1
		IDX1	E4 xb ff	3	İ							
		IDX2	E4 xb ee ff	4	ļ			1	1		1	
	•	[XQI,Q]	E4 xb	6						1	1	
		[IDX2]	E4 xb ee ff	6			1					
ANDCC opr	(CCR) • (M) ⇒ CCR	IMM	10 ii	1	U	II.	IJ.	U	J	1	U	I
	Logical And CCR with Memory					L		<u> </u>		L		
ASL opr		EXT	78 hh II	4	-	-	-	-	Δ	Δ	Δ	Δ
	4	IDX	68 xb	3	1		1	Ì	l		1	
	C b7 b0	IDX1	68 xb ff	4	ļ		1			l	1	1
] " "	IDX2	68 xb ee ff	5								
	Arithmetic Shift Left	[D,IDX]	68 xb	6	1		i					
		[IDX2]	68 xb ee ff	6	l							
ASLA	Arithmetic Shift Left Accumulator A	INH	48	1	-					ł		l
ASLB	Arithmetic Shift Left Accumulator B	INH	58	1			L.	<u> </u>	<u>_</u>	<u> </u>		
ASLD	C b7 A b0 b7 B b0 Arithmetic Shift Left Double	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ
	Affinmetic Stiff Left Double	EXT	77 hb II	4	-	-	-	┢	Δ	Δ	Δ	Δ
ASR opr	│	IDX	67 xb	3] _				"	_	"	-
	└→	IDX1	67 xb ff	4			1	l				
	Arithmetic Shift Right	IDX2	67 xb ee ff	5	1		l					
	Antimetic State raight	[D,IDX]	67 xb	6								
		[IDX2]	67 xb ee ff	6			ĺ					
ASRA	Arithmetic Shift Right Accumulator A	INH	47	1			ļ					
ASRB	Arithmetic Shift Right Accumulator B	INH	57	1		1	1	i				
BCC rel	Branch if Carry Clear (if C = 0)	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BCLR opr. msk	(M) • (mm) ⇒ M	DIR	4D dd mm	4	-	-		-	Δ	Δ	0	-
DOLLY Op, men	Clear Bit(s) in Memory	EXT	1D hh lt mm	4		l						
	,	IDX	0D xb mm	4								
		IDX1	0D xb ff mm	4	ĺ			}	1			
		IDX2	0D xb ee ff mm	6								
BCS rel	Branch if Carry Set (if C = 1)	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BEQ rel	Branch if Equal (if Z = 1)	REL	27 rr	3/1	Ι-	-	-	-	-	-	-	-
BGE rel	Branch if Greater Than or Equal	REL	2C rr	3/1	-	-	-	1-	-	-	-	-
532 707	(if N ⊕ V = 0) (signed)		1									
BGND	Place CPU in Background Mode see Background Mode section.	INH	00	5	-	-	-	-	-	-	-	-
207		REL	2E rr	3/1	-	-	-	 	_	-	-	 -
BGT rel	Branch if Greater Than (if $Z + (N \oplus V) = 0$) (signed)					_	Ĺ	Ĺ	Ĺ	Ĺ	Ĺ	_
BHI rel	Branch if Higher (if C + Z = 0) (unsigned)	REL	22 rr	3/1	-	-	-	-	-	-	-	-

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~.	s	x	н	ı	N	z	v	С
BHS rel	Branch if Higher or Same (if C = 0) (unsigned) same function as BCC	REL	24 rr	3/1	-	-	_	-	-	-	-	-
BITA opr	(A) • (M)	IMM	85 ii	1	├	⊢	.	┝	Δ	Δ	0	
BITA Opr	Logical And A with Memory	DIR	95 dd	3	-	-	-	-	Δ	Δ	١٠	-
	Logical And A Will Monory	EXT	B5 hh II	3	}	1						
		IDX	A5 xb	3					1	ŀ		
		IDX1	A5 xb ff	3	{							
		IDX2	A5 xb ee ff	4	ł					!		
		[D,IDX]	A5 xb	6				1				
		[IDX2]	A5 xb ee ff	6	1			l				
BITB opr	(B) • (M)	iMM	C5 ii	1	-	<u> </u>	-	1-	Δ	Δ	0	-
J	Logical And B with Memory	DIR	D5 dd	3			1	l		_		
	g ,	EXT	F5 hh II	3		l						
		IDX	E5 xb	3				1				
į		IDX1	E5 xb ff	3							ĺ	
		IDX2	E5 xb ee ff	4								
		[D,IDX]	E5 xb	6		1	l				١,	
		[IDX2]	E5 xb ee ff	6				L	L_			
BLE rel	Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	2F rr	3/1	-	-	-	-	-	-	-	-
BLO rel	Branch if Lower	REL	25 rr	3/1	-	-	-	-	_	-	-	
	(if C = 1) (unsigned)	ļ					}					
	same function as BCS					}	ĺ	1				
BLS re/	Branch if Lower or Same	REL	23 rr	3/1	-	-	Γ-	-	-	-	-	-
	(if C + Z = 1) (unsigned)	1	1		İ			l				
BLT rel	Branch if Less Than	REL	2D rr	3/1	-	-	-	-	_	_	-!	П
	(if N ⊕ V = 1) (signed)	1	1									
BMI rel	Branch if Minus (if N = 1)	REL	2B rr	3/1	-	-	-	-	-	-	-	
BNE rel	Branch if Not Equal (if Z = 0)	REL	26 rr	3/1	Ι_	_	-	-	-	-	_	_
BPL rel	Branch if Plus (if N = 0)	REL	2A rr	3/1	-	-	Ι_		-	\vdash	\exists	_
	Branch Always (if 1 = 1)	REL	20 rr	3	-	-	_	-	-	_	_	_
BRA rel		DIR	4F dd mm rr	4	Ŧ	F	-	-		-	-	귀
BRCLR opr, msk, rel	Branch if (M) • (mm) = 0	EXT	1F hh II mm rr	5	-	_	-	-	- ,		-	-
Opi, mak, rei	(if All Selected Bit(s) Clear)	IDX	0F xb mm rr	4								
		IDX1	0F xb ff mm rr	6							Ì	
		IDX2	0F xb ee ff mm rr	8								i
BRN re/	Branch Never (if 1 = 0)	REL	21 sr	1	_	-	_	-		-	-	-
		DIR	4E dd mm rr	4	-		_				-	$\ddot{-}$
BRSET	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Set)	EXT	1E hh II mm rr	5	_	_ '	_	-	_	-	-	-
Opi, man, rei	(If All Selected Bit(s) Set)	IDX	0E xb mm rr	4							ĺ	.
		IDX1	0E xb ff mm rr	6								
		IDX2	0E xb ee ff mm rr	8								ıl
	(20) 1 () 24	DIR	4C dd mm	4	 	├-	-	-	Δ	Н	0	\dashv
BSET opr, msk	(M) + (mm) ⇒ M Set Bit(s) in Memory	EXT	1C hh mm	4	-	-	_	-	Δ	Δ	٧	_
	Set Bit(s) in Memory	IDX	0C xb mm	4			ĺ					,
		IDX1	0C xb ff mm	4								
		IDX2	0C xb ee ff mm	6							-	,
DOD/	(CD) 2 - CD:	REL	07 rr	4		 	-	-	-	\vdash		\dashv
BSR rel	(SP) – 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) Subroutine address ⇒ PC	net.	, II	•	_	_	_			_	_	-
	Branch to Subroutine											

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	s	х	н	1	N	z	v	С
BVC rel	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	3/1	-	-	-	-	-	-	-	_
BVS rel	Branch if Overflow Bit Set (if V = 1)	REL	29 π	3/1	-	Γ-	T-	T-	-	-	-	_
CALL opr, page	(SP) - 2 ⇒ SP:	EXT	4A hh ll pg	8	-	-	-	1-	-	_	-	-
,,,,,	$RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$	XQI	4B xb pg	8		ł			İ	l		
	(SP) - 1 ⇒ SP;	IDX1	4B xb ff pg	8	1	ł		l				
	$(PPG) \Rightarrow M_{(SP)};$	IDX2	4B xb ee ff pg	9		l	1		Ì			
	pg ⇒ PPAGE register;	1			ŀ	1	ĺ					
	Program address ⇒ PC											
	Call subroutine in extended memory											
	(Program may be located on another						l	l .				
	expansion memory page.)							L				
CALL [D,/]	Indirect modes get program address	[XQI,Q]	4B xb	10	-	-	-	-	-	-	-	-
CALL [opr, r]	and new pg value based on pointer.	[IDX2]	4B xb ee ff	10		1		ĺ			i	
1			1					1		١.		
	r=X, Y, SP, or PC		_		L	L	L	L	_		Щ	\sqcup
CBA	(A) – (B)	INH	18 17	2	-	-	-	-	Δ	Δ	Δ	Δ
	Compare 8-Bit Accumulators 0 ⇒ C	IMM	10 FE	1	-	-	-	-			\vdash	0
Crc	Translates to ANDCC #\$FE	ININ	IUFE	'	-	-	-	-	-	-	-	٥
CLI	0 ⇒ I	IMM	10 EF	1	-	-	-	0	-	_	-	_
	Translates to ANDCC #\$EF						ļ					
	(enables I-bit interrupts)											- 1
CLR opr	0 ⇒ M Clear Memory Location	EXT	79 hh II	3	-	_	-	-	0	1	0	0
		IDX	69 xb	2				İΙ				
		IDX1	69 xb ff	3								- 1
		IDX2	69 xb ee ff	3					!			
		[D,IDX]	69 xb	5								
		[IDX2]	69 xb ee ff	5								
CLRA	0 ⇒ A Clear Accumulator A	INH	87	1-	[- 1	
CLRB	0 ⇒ B Clear Accumulator B	INH	C7	1	l						_ 1	
CLV	0 ⇒ V	IMM	10 FD	1	-	1	1	-	-	-	0	-
	Translates to ANDCC #\$FD								_		_	_
CMPA opr	(A) – (M)	IMM	81 ii	1	-	-	-	-]	Δ	Δ	Δ	Δ
	Compare Accumulator A with Memory	DIR	91 dd	3						- 1	ĺ	- 1
		EXT	B1 hh li	3								
		IDX	A1 xb	3					ı		- 1	
		IDX1	A1 xb ff	3				1	-	- [-	
		IDX2	A1 xb ee ff	4					- 1	- 1	-	
		[D,IDX]	A1 xb	6				i		- }	- 1	1
i		[IDX2]	A1 xb ee ff	6	Ш			_	_	_		_
CMPB opr	(B) – (M)	IMM	C1 ii	1	-	-	-	-	Δ	Δ	Δ	Δ
	Compare Accumulator B with Memory	DIR	D1 dd	3				- 1	ļ		- 1	
		EXT	F1 hh li	3				}	-	Ī	- 1	
		IDX	E1 xb	3				- 1			- 1	
		IDX1	E1 xb ff	3				- 1	ł	- 1		
		IDX2	E1 xb ee ff	4						ļ		
		[D,IDX]	E1 xb	6						Ì		
		[IDX2]	E1 xb ee ff	6							- 1	1

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~.	s	x	Н	ı	N	z	٧	С
COM opr	$(\overline{M}) \Rightarrow M$ equivalent to \$FF - (M) $\Rightarrow M$	EXT	71 hh II	4	-	-	-		Δ	Δ	0	1
	1's Complement Memory Location	IDX	61 xb	3		l		l				
		IDX1	61 xb ff	4					l			1
	•	IDX2	61 xb ee ff	5		i		ŀ				
		[D,IDX]	61 xb	6							Į	l
		[IDX2]	61 xb ee ff	6		l		ļ				ŀ
COMA	(Ā) ⇒ A Complement Accumulator A	INH	41	1				1				
COMB	(B) ⇒ B Complement Accumulator B	INH	51	1		1		1		1		
CPD opr	(A:B) - (M:M+1)	IMM	8C jj kk	2	-	Ι-	_	-	Δ	Δ	Δ	Δ
C. C 5p.	Compare D to Memory (16-Bit)	DIR	9C dd	3					-	-	-	
	,	EXT	BC hh II	3	1							
		IDX	AC xb	3			Ì					İ
		IDX1	AC xb ff	3	i		ļ		ŀ			
	· ·	IDX2	AC xb ee ff	4		ĺ						
		[D,IDX]	AC xb	6		ĺ	l					İ
		[IDX2]	AC xb ee ff	6			l					İ
000	(CD) (MM.1)	IMM	8F jj kk	2	-	-	Η_	-	Δ	Δ	Δ	Δ
CPS opr	(SP) - (M:M+1)	DIR	9F dd	3	-	-	_	-	Δ	Δ	Δ	Δ
	Compare SP to Memory (16-Bit)	EXT	BF hh II	3								
		_	AF xb	3								
		IDX			1							
		IDX1	AF xb ff	3								1
		IDX2	AF xb ee ff	4	l			li				
		[D,IDX]	AF xb	6	1	1					ļ	Į
		[IDX2]	AF xb ee ff	6	▙	\vdash	_	L		_		
CPX opr	(X) (M:M+1)	IMM	8E jj kk	2	-	-	-	-	Δ	Δ	Δ	Δ
	Compare X to Memory (16-Bit)	DIR	9E dd	3	ĺ							
		EXT	BE hh II	3								
		IDX	AE xb	3						i	- 1	
		IDX1	AE xb ff	3	Ι.			1			٠,	
		IDX2	AE xb ee ff	4								
		[D,IDX]	AE xb	6								
		[IDX2]	AE xb ee ff	6							ı	
CPY opr	(Y) - (M:M+1)	IMM	8D ji kk	2	_	_		_	Δ	Δ	Δ	Δ
· - -	Compare Y to Memory (16-Bit)	DIR	9D dd	3				·				
	, ,	EXT	BD hh II	3							Į	
		IDX	AD xb	3								
		IDX1	AD xb ff	3							ı	
	İ	IDX2	AD xb ee ff	4				l				
	İ	[D,IDX]	AD xb	6							[
		[IDX2]	AD xb ee ff	6						ĺ		
544	Adjust Sum to BCD	INH	18 07	3	-	-		_	Δ	Δ	?	Δ
DAA		1144	1,00,	,	-	_	_	-	4	4	1	4
	Decimal Adjust Accumulator A			-	H	-	_	-	\dashv	\dashv	-	
DBEQ cntr, rel	(cntr) - 1⇒ cntr	REL	O4 lb rr	3	-	-	-	-	-	-	-	-
	if (cntr) = 0, then Branch	(9-bit)									- [
	else Cantinue to next instruction								- 1		ļ	
											- 1	
	Decrement Counter and Branch if = 0								Ì			
	(cntr = A, B, D, X, Y, or SP)										[
DBNE cntr, rel	(cntr) - 1 ⇒ cntr	REL	O4 lb rr	3	-	-	-	-1	_	-	-	_
	If (cntr) not = 0, then Branch;	(9-bit)										
	else Continue to next instruction	' '							ļ	1	ļ	
				1						ļ	ĺ	
	· ·	1		i .						- 1	- [:
	Decrement Counter and Branch if ≠ 0		1	1					- 1	- 1	ı	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	s	x	н	ı	N	z	٧	С
DEC opr	(M) – \$01 ⇒ M	EXT	73 hh il	4	-	-	-	-	Δ	Δ	Δ	<u> </u>
	Decrement Memory Location	iDX	63 xb	3	ļ						Ì	
		IDX1	63 xb ff	4	ļ	Ì						
		IDX2	63 xb ee ff	5				ļ				
		[D,IDX]	63 xb	6								
		[IDX2]	63 xb ee ff	6					ĺ			i
DECA	(A) – \$01 ⇒ A Decrement A	INH	43	1								
DECB	(B) – \$01 ⇒ B Decrement B	INH	53	1				L	L			
DES	(SP) - \$0001 ⇒ SP	IDX	1B 9F	2	-	-	-	-	-	-	-	_
	Translates to LEAS -1,SP	ł				İ	ł					
DEX	(X) - \$0001 ⇒ X	INH	09	1	-	-	-	1-	-	Δ	-	_
J-CX	Decrement Index Register X		ĺ		ļ	•		1		-		
DEY	(Y) - \$0001 ⇒ Y	INH	03	1	1_	-	Ι_	-	-	Δ	-	_
DET	Decrement Index Register Y		100	i '	l					-		ا آ
		INH	11	11		\vdash	⊢	H	-	Н	-	_
EDIV	(Y:D) + (X) ⇒ Y Remainder ⇒ D	מאוו	11	111	-	l –	-	-	Δ	Δ	Δ	Δ
	32 x 16 Bit ⇒ 16 Bit Divide (unsigned)		 		-	├-	 	 -	ļ	Н		
EDIVS	$(Y:D) + (X) \Rightarrow Y \text{ Remainder } \Rightarrow D$	INH	18 14	12	-	-	-	-	Δ	Δ	Δ	Δ
	32 × 16 Bit ⇒ 16 Bit Divide (signed)				L_	_	$ldsymbol{ldsymbol{ldsymbol{eta}}}$	L		Щ		لا
EMACS sum	$(M_{(X)}:M_{(X+1)}) \times (M_{(Y)}:M_{(Y+1)}) + (M-M+3) \Rightarrow M-M+3$	Special	18 12 hh il	13	-	-	-	-	Δ	Δ	Δ	Δ
	16 × 16 Bit ⇒ 32 Bit Multiply and Accumulate (signed)											
EMAXD opr	$MAX((D), (M:M+1)) \Rightarrow D$	IDX	18 1A xb	4	-	-	_	-	Δ	Δ	Δ	Δ
Line of Opi	MAX of 2 Unsigned 16-Bit Values	IDX1	18 1A xb ff	4	ļ							
		IDX2	18 1A xb ee ff	5				l				
	N. Z. V and C status bits reflect result of	[XQI,Q]	18 1A xb	7				İ	ĺ			
	internal compare ((D) - (M:M+1))	[IDX2]	18 1A xb ee ff	7	ŀ							
EMAXM opr	$MAX((D), (M:M+1)) \Rightarrow M:M+1$	IDX	18 1E xb	4	_	_	-	Ī-	Δ	Δ	Δ	Δ
Littrottii opi	MAX of 2 Unsigned 16-Bit Values	IDX1	18 1E xb ff	5	ĺ							
		IDX2	18 1E xb ee ff	6					ł	١,		
	N. Z. V and C status bits reflect result of	[XDI,D]	18 1E xb	7	İ							
	internal compare ((D) - (M:M+1))	[IDX2]	18 1E xb ee ff	7	1							
EMIND opr	$MIN((D), (M:M+1)) \Rightarrow D$	IDX	18 1B xb	4	-	-	Ι-	-	Δ	Δ	Δ	Δ
Little Opi	MIN of 2 Unsigned 16-Bit Values	IDX1	18 1B xb ff	4			Ì		Ι,		_	_
	Milit di 2 di Signita da Li di	IDX2	18 1B xb ee ff	5								j
	N. Z. V and C status bits reflect result of	IXQI.Q1	18 1B xb	7			ļ					1
	internal compare ((D) - (M:M+1))	[IDX2]	18 1B xb ee ff	7							- 1	Ì
EMINM opr	MIN((D), (M:M+1)) ⇒ M:M+1	IDX	18 1F xb	4	 	-	-	-	Δ	Δ	Δ	$\overline{\Delta}$
EMBAIN OF	MIN of 2 Unsigned 16-Bit Values	IDX1	18 1F xb ff	5	ł			1	•	-	-	-
	Will of 2 Grisighted to bit values	IDX2	18 1F xb ee ff	6	ł		l					
	N. Z. V and C status bits reflect result of	[D,IDX]	18 1F xb	7		ı						
	internal compare ((D) - (M:M+1))	(IDX2)	18 1F xb ee ff	7		1					ŀ	
		INH	13	3	-	Η_	_		Δ	Δ	\dashv	Δ
EMUL	$(D) \times (Y) \Rightarrow Y:D$	INM	13	٦	-	-	-	-	Δ.	^	-	4
	16 x 16 Bit Multiply (unsigned)		ļ	 _ _		├		-	H			_
EMULS	$(D) \times (Y) \Rightarrow Y:D$	INH	18 13	3	-	-	-	-	Δ	Δ]	-	Δ
	16 x 16 Bit Multiply (signed)			1	l	1	L .	l				

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~.	s	x	н	ı	N	z	٧	С
EORA opr	(A) ⊕ (M) ⇒ A	IMM	88 ii	1	-	-	-	-	Δ	Δ	0	-
	Exclusive-OR A with Memory	DIR	98 dd	3		ļ		1				
		EXT	88 hh II	3								ļ
		IDX	A8 xb	3				1		1	1	
		IDX1	A8 xb ff	3		İ		Ì		l		
		IDX2	A8 xb ee ff	4		1						
		[D,IDX]	A8 xb	6		ŀ						
		(IDX2)	A8 xb ee ff	6		L	_	L_	L		L_	_
EORB opr	(B) ⊕ (M) ⇒ B	IMM	C8 ii	1	-	-	-	-	Δ	Δ	0	-
	Exclusive-OR 8 with Memory	DIR	D8 dd	3			1			1		
		EXT	F8 hh II	3				1				1
		IDX	E8 xb	3		ĺ	ļ	1				
		IDX1	E8 xb ff	3				1				
		IDX2	E8 xb ee ff	4					Ī	l		
		(D,IDX)	E8 xb	6				l				ĺ
		[IDX2]	E8 xb ee ff	6	╙	L_		L_	_			L
ETBL opr	$(M:M+1)+[(B)\times((M+2:M+3)-(M:M+1))] \Rightarrow D$	IDX	18 3F xb	10	-	-	+	-	Δ	Δ	-	?
	16-Bit Table Lookup and Interpolate		}		-			١,				
					1			Ιi				
	Initialize B, and index before ETBL.		į		l							
	<ea> points at first table entry (M:M+1)</ea>						-					
	and B is fractional part of lookup value											
								1				
	(no indirect addr. modes allowed)				_	<u> </u>		Ш		ш		Ш
EXG r1, r2	(r1) ⇔ (r2) (if r1 and r2 same size) or	INH	B7 eb	1	-	-	-	-	-	-	-	-
	$00:(r1) \Rightarrow r2 \text{ (if } r1=8-\text{bit; } r2=16-\text{bit) } or$		ļ									
	$(r1_{low}) \Leftrightarrow (r2)$ (if $r1=16$ -bit; $r2=8$ -bit)								١.,			
	1							1				
Į.	r1 and r2 may be								١.			
	A, B, CCR, D, X, Y, or SP				-	<u> </u>	_	\vdash				Н
FDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$	INH	18 11	12	-	-	-	-	-	Δ	Δ	Δ
	16 x 16 Bit Fractional Divide		ļ			_		<u> </u>				
IBEQ cntr, rel	(cntr) + 1⇒ cntr	REL	04 lb rr	3	-	-	-	-	-	-	-	-
	If (cntr) = 0, then Branch	(9-bit)				ĺ						
	else Continue to next instruction											
					ŀ							
	Increment Counter and Branch if = 0											
	(cntr = A, B, D, X, Y, or SP)				<u> </u>	_		Н		\Box		
IBNE cntr, rel	(cntr) + 1⇒ cntr	REL	04 lb rr	3	-	- !	-	-	-	-	-	
	if (cntr) not = 0, then Branch;	(9-bit)										
	else Continue to next instruction				l							
	Increment Counter and Branch if ≠ 0											
	(cntr = A, B, D, X, Y, or SP)				L		<u>L</u>					
IDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$	INH	18 10	12	-	-	-	-	-	Δ	0	Δ
	16 x 16 Bit Integer Divide (unsigned)											[
IDIVS	$(D) + (X) \Rightarrow X; r \Rightarrow D$	INH	18 15	12	_	_		-1	Δ	Δ	Δ	Δ
1	16 × 16 Bit Integer Divide (signed)	i	1		l	l	1	ıl			1	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~•	s	x	Н	ı	N	z	٧	С
INC opr	(M) + \$01 ⇒ M	EXT	72 hh li	4	-	-	-	-	Δ	Δ	Δ	Γ-
	Increment Memory Byte	IDX	62 xb	3			ļ		ĺ			ĺ
		IDX1	62 xb ff	4			1		ļ	1		ĺ
		IDX2	62 xb ee ff	5								
		[XQI,Q]	62 xb	6	1	1		1		l		
		[IDX2]	62 xb ee ff	6								
INCA	(A) + \$01 ⇒ A Increment Acc. A	INH	42	1	Į	1			1			
INCB	(B) + \$01 ⇒ B Increment Acc. B	INH	52	1	_	<u> </u>	1_	ļ.,	_			L
INS	(SP) + \$0001 ⇒ SP Translates to LEAS 1,SP	IDX	1B 81	2	-	-	-	-	-	-	-	-
INX	(X) + \$0001 ⇒ X	INH	08	1	1-	-	-	-	_	Δ	_	Ξ.
	Increment Index Register X	i	İ			ŀ	ļ	İ				
INY	(Y) + \$0001 ⇒ Y	INH	02	1	1_	-	-	-	_	Δ	_	-
	Increment Index Register Y		[Ì	1	ļ	-		
JMP opr	Subroutine address ⇒ PC	EXT	06 hh II	3	1_	-	-	1_	-	-		_
JIVIF OPI	Capitaline address = 1 0	IDX	05 xb	3	1		İ	1	ŀ			
	Jump	IDX1	05 xb ff	3	1				i			
	(Sa)p	IDX2	05 xb ee ff	4			Ì					
	į	[XDI,D]	05 xb	6								
		(IDX2)	05 xb ee ff	6	ĺ							
JSR opr	(SP) - 2 ⇒ SP;	DIR	17 dd	4	-	 	-	1-	_	-	_	-
00. r op.	$RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$	EXT	16 hh II	4	l			l			- 1	,
	Subroutine address ⇒ PC	IDX	15 xb	4				l				
		IDX1	15 xb ff	4			ĺ					
	Jump to Subroutine	IDX2	15 xb ee ff	5								
	·	[D,IDX]	15 xb	7				1			Į	
		[IDX2]	15 xb ee ff	7	l							
LBCC rel	Long Branch if Carry Clear (if C = 0)	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	_
LBCS rel	Long Branch if Carry Set (if C = 1)	REL	18 25 qq rr	4/3	-	-	-	-	_	-	_	_
LBEQ re/	Long Branch if Equal (if Z = 1)	REL	18 27 qq rr	4/3	<u> </u>	۱_	-	-	_	_	二	_
LBGE rel	Long Branch Greater Than or Equal	REL	18 2C qq rr	4/3	t =	-	-		_		_	_
	(if N ⊕ V = 0) (signed)				L		_	_				_
LBGT rel	Long Branch if Greater Than	REL	18 2E qq rr	4/3	-	-	-	-	-	-	-	-
	(if Z + (N ⊕ V) = 0) (signed)				┞	<u> </u>	<u> </u>	_				_
LBHI rel	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	4/3	-	-	-	-	-	-	-	-
LBHS rel	Long Branch if Higher or Same	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	_
	(if C = 0) (unsigned)								ļ	Ì		
	same function as LBCC		1	1							-	
LBLE rel	Long Branch if Less Than or Equal	REL	18 2F qq rr	4/3	_	-	_	-	_	_	-	_
LDLL /C/	(if Z + (N ⊕ V) = 1) (signed)		11		1						- 1	
LBLO rel	Long Branch if Lower	REL	18 25 gg rr	4/3	_	-	<u> </u>	-	_	一	_	_
LBLO IEI	(if C = 1) (unsigned)	1,52	10 20 44	,,,							İ	
	same function as LBCS							Н				
		REL	18 23 gg rr	4/3	Ι-	 	_	-	_	-	긤	
LBLS rel	Long Branch if Lower or Same	net.	10 23 44 11	4/3	-	-	_	-	-	-	-	_
	(if C + Z = 1) (unsigned)		10.00		├-	-	_	H		_		
LBLT rel	Long Branch if Less Than	REL	18 2D qq rr	4/3	-	-	-	-	-	-	-	-
	(if N ⊕ V = 1) (signed)		-	<u> </u>	⊢ −		_	\vdash				
LBMI rel	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	4/3	-	-	_	-	_	-	-	_
LBNE rel	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	4/3	-	-	-	_	-	-	-	_
LBPL rel	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	4/3	-	_	-	-	-	-	-	_
		REL	18 20 qq rr	4	 	+		_		-	+	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~•	s	x	н	ī	N	z	٧	С
LBRN rel	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	3	-	-	-	-	-	1-	-	-
LBVC rel	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	4/3	-	-	-	-	-	Ι-	Ι-	-
LBVS rel	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	4/3	-	-	-	-	-	-	_	-
LDAA opr	(M) ⇒ A	IMM	86 ii	1	-	-	-	 	Δ	Δ	0	-
	Load Accumulator A	DIR	96 dd	3				l	-] _	ľ	
		EXT	86 hh II	3	Ì		ĺ		ļ	1	i	
		IDX	A6 xb	3			ĺ		Ì			
		IDX1	A6 xb ff	3	}	-			1		١.	
		IDX2	A6 xb ee ff	4		İ		l	ļ			
		[XQI,Q]	A6 xb	6					l	1		
		[IDX2]	A6 xb ee ff	6		L		<u> </u>				
LDAB opr	(M) ⇒ B	IMM	C6 ii	1	-	-	-	-	Δ	Δ	0	-
	Load Accumulator B	DIR	D6 dd	3		1		l	İ	1		
		EXT	F6 hh II	3			ļ	l				
		IDX	E6 xb	3					ŀ	1		
		IDX1	E6 xb ff	3					ļ			
		IDX2	E6 xb ee ff	4				l	İ			
		[D,IDX]	E6 xb	6		l				ŀ		
		[IDX2]	E6 xb ee ff	6	L	_			L			
LDD opr	(M:M+1) ⇒ A:B	IMM	CC jj kk	2	-	-	-	-	Δ	Δ	0	-
	Load Double Accumulator D (A:B)	DIR	DC dd	3		l						i
		EXT	FC hh II	3		١.	į					
		IDX	EC xb	3	l	١,						
		IDX1	EC xb ff	3					İ	l		
		IDX2	EC xb ee ff	4	ĺ	l						
		[XGI,G]	EC xb	6								
		[IDX2]	EC xb ee ff	6	ļ					L_		_
LDS opr	(M:M+1) ⇒ SP	IMM	CF jj kk	2	-	-	-	-	Δ	Δ	0	-
	Load Stack Pointer	DIR	DF dd	3								ł
		EXT	FF hh # EF xb	3								
		IDX1	EF xb ff	3								
		IDX1	EF xb ee ff	4								- 1
		[D,IDX]	EF xb	6								- 1
		[IDX2]	EF xb ee ff	6								
LDX opr	(M:M+1) ⇒ X	IMM	CE jj kk	2	-	-		\vdash	Δ	Δ	0	\dashv
LDX Opi	Load Index Register X	DIR	DE dd	3	-	-	_	Ι.,		4		_
	Load index riegister A	EXT	FE hh li	3								
		IDX	EE xb	3								- [
		IDX1	EE xb ff	3							1	
		IDX2	EE xb ee ff	4								
		[D,IDX]	EE xb	6								
		[IDX2]	EE xb ee ff	6							ı	
LDY opr	(M:M+1) ⇒ Y	IMM	CD jj kk	2			_		Δ	Δ	0	
LD I Opi	Load Index Register Y	DIR	DD dd	3			-		3	"	۲	-
	Edd Hos Hogistor (EXT	FD hh II	3			1				ı	
	1	IDX	ED xb	3								- [
		IDX1	ED xb ff	3							j	- 1
		IDX2	ED xb ee ff	4								- [
		(D,IDX)	ED xb	6							-	ĺ
		[IDX2]	ED xb ee ff	6							- 1	
LEAS opr	Effective Address ⇒ SP	IDX	1B xb	2	\vdash		_	\exists		_	_	\dashv
LEAS OPI	Load Effective Address into SP	IDX1	1B xb ff	2	-		_	-	_	-	-	-
	FORG Ellective Address line of	IDX2	1B xb ee ff	2							- 1	1
		10/2	I D VD EG II			ш				. 1		

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~-	s	x	Н	ı	N	z	v	С
LEAX opr	Effective Address ⇒ X	IDX	1A xb	2	Ι-	1-	1-	ļ_	-	-	 -	<u> </u>
	Load Effective Address into X	IDX1	1A xb ff	2								
		IDX2	1A xb ee ff	2	L			ļ	}	ļ		
LEAY opr	Effective Address ⇒ Y	IDX	19 xb	2	-	Τ-	-	-	-	-	_	-
	Load Effective Address into Y	IDX1	19 xb ff	2	1	1						1
		IDX2	19 xb ee ff	2	L	<u> </u>		_				
LSL opr		EXT	78 hh ff	4	-	-	-	-	Δ	Δ	Δ	Δ
	C b7 b0	IDX	68 xb	3				ĺ			İ	
	• •	IDX1	68 xb ff	4								
	Logical Shift Left	IDX2 [D,IDX]	68 xb ee ff 68 xb	5 6								
	same function as ASL	[IDX2]	68 xb ee ff	6			ŀ	ĺ		l		
LSLA	Logical Shift Accumulator A to Left	INH	48	1								
LSLB	Logical Shift Accumulator B to Left	INH	58	1	l							
	Logicar Stiff Accountiator 5 to Con	INH	59	+	⊢	\vdash	⊢	-	-	-	 _	H
LSLD	C b7 A b0 b7 B b0	INIT	39	'	-	-	-	-	Δ	Δ	Δ	Δ
	Logical Shift Left D Accumulator same function as ASLD											
LSR opr		EXT	74 hh II	4	-	-	-	-	0	Δ	Δ	Δ
	0	IDX	64 xb	3			l					
	1 2	IDX1	64 xb ff	4					ŀ			
	Logical Shift Right	IDX2	64 xb ee ff	5	1				l			
		[D,IDX]	64 xb	6								
		[IDX2]	64 xb ee ff	6								
LSRA	Logical Shift Accumulator A to Right	INH	44	1		1						
LSRB	Logical Shift Accumulator B to Right	INH	54	1		<u> </u>	<u> </u>	\vdash				\vdash
LSRD	0 - b7 A b0 b7 B b0 C	INH	49	1	-	-	-	-	0	Δ	Δ	Δ
	Logical Shift Right D Accumulator					L						
MAXA	$MAX((A), (M)) \Rightarrow A$	IDX	18 18 xb	4	-	-	-	-	Δ	Δ	Δ	Δ
	MAX of 2 Unsigned 8-Bit Values	IDX1	18 18 xb ff	4								
		IDX2	18 18 xb ee ff	5		1					1	
	N, Z, V and C status bits reflect result of	[XQI,Q]	18 18 xb	7		ŀ						
	internal compare ((A) - (M)).	[IDX2]	18 18 xb ee ff	7	_		L_			Ц		_
MAXM	$MAX((A), (M)) \Rightarrow M$	IDX	18 1C xb	4	-		-	-	Δ	Δ	Δ	Δ
	MAX of 2 Unsigned 8-Bit Values	IDX1	18 1C xb ff	5							- 1	
		IDX2	18 1C xb ee ff	6			!				- !	ì
	N, Z, V and C status bits reflect result of	(D,IDX)	18 1C xb	7						ļ	ı	
	internal compare ((A) - (M)).	[IDX2]	18 1C xb ee ff	7			\Box	_	_	_		_
MEM	μ (grade) \Rightarrow $M_{(Y)}$; $(X) + 4 \Rightarrow X$; $(Y) + 1 \Rightarrow Y$; A unchanged	Special	01	5	1	1	?	-	?	?	?	?
	if (A) < P1 or (A) > P2 then μ = 0, else μ = MIN[((A) - P1)×S1, (P2 - (A))×S2, \$FF] where: A = current crisp input value; X points at 4-byte data structure that de- scribes a trapezoidal membership function (P1, P2, S1, S2);											
	Y points at fuzzy input (RAM location). See instruction details for special cases.											

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~•	s	x	н	1	N	z	v	С
MINA	$MIN((A), (M)) \Rightarrow A$	IDX	18 19 xb	4	 -	-	-	-	Δ	Δ	Δ	Δ
	MIN of Two Unsigned 8-Bit Values	IDX1	18 19 xb ff	4		1		l				
		IDX2	18 19 xb ee ff	5		İ		Ì		ł		
	N, Z, V and C status bits reflect result of	[XQI,Q]	18 19 xb	7	ŀ	ł		1		ĺ		1
	internal compare ((A) - (M)).	[IDX2]	18 19 xb ee ff	7	Ì	1		l			Δ Δ	
MINM	$MIN((A), (M)) \Rightarrow M$	IDX	18 1D xb	4	-	-	-	-	Δ	Δ	Δ	Δ
	MIN of Two Unsigned 8-Bit Values	IDX1	18 1D xb ff	5	Ì	ļ					-	_
		IDX2	18 1D xb ee ff	6	·		1					
	N. Z. V and C status bits reflect result of	[מסו,ס]	18 1D xb	7		1	1		ŀ			
	internal compare ((A) - (M)).	(IDX2)	18 1D xb ee ff	7		ļ						
MOVB opr1, opr2		IMM-EXT	18 0B ii hh II	4		-	-	-	 	_	-	-
MOTO OPIT, OPIE	Memory to Memory Byte-Move (8-Bit)	1	18 08 xb ii	4]					
	l line in the mornery byte mans (c bit)	1	18 0C hh li hh li	6								l
		1	18 09 xb hh II	5					1			Ì
		b .	18 0D xb hh II	5	ł	1				}		ŀ
			18 0A xb xb	5							-	
	4444		 		├	-	⊢	⊢	⊢	-	-	┢
MOVW opr1, opr2	$(M:M+1_1) \Rightarrow M:M+1_2$		18 03 jj kk hh il	5	-	-	-	-	-	-	-	-
	Memory to Memory Word-Move (16-Bit)		18 00 xb jj kk	4			ļ	1				
		EXT-EXT	18 04 hh li hh li	6								ļ
		4	18 01 xb hh ll	5	1						Δ - - 0	1
		IDX-EXT	18 05 xb hh li	5	l			1				
		IDX-IDX	18 02 xb xb	_ 5	L	_	L	<u> </u>	_			Ц.
MUL	(A) × (B) ⇒ A:B	INH	12	3	-	-	-	-	-	-	-	Δ
	8 × 8 Unsigned Multiply	1										
NEG opr	$0 - (M) \Rightarrow M \text{ or } (\overline{M}) + 1 \Rightarrow M$	EXT	70 hh il	4	<u> </u>	-	-	Ī-	Δ	Δ	Δ	Δ
	Two's Complement Negate	XQI	60 xb	3								
	,	IDX1	60 xb ff	4	l					1		
		IDX2	60 xb ee ff	5	i						,	
		[D,IDX]	60 xb	6	i							
		[IDX2]	60 xb ee ff	6								
NEGA	$0 - (A) \Rightarrow A $ equivalent to $(A) + 1 \Rightarrow B$	INH	40	1								
	Negate Accumulator A	•				ŀ				ļ		
NEGB	$0 - (B) \Rightarrow B$ equivalent to $(\overline{B}) + 1 \Rightarrow B$	INH	50	1					i			
	Negate Accumulator B	Į.										
NOP	No Operation	INH	A7	1	-	<u> </u>	-	Н		_		_
		IMM	8A ii		_	F	-	_		-	_	Ē
ORAA opr	$(A) + (M) \Rightarrow A$	DIR	9A dd	1	-	-	-	-	Δ	Δ	U	_
	Logical OR A with Memory		***									i
		EXT	BA hh li	3								i
		IDX	AA xb	3								i
		IDX1	AA xb ff	3								
		IDX2	AA xb ee ff	4								i
		[D,IDX]	AA xb	6								
		[IDX2]	AA xb ee ff	6		L						
ORAB opr	$(B) + (M) \Rightarrow B$	IMM	CA ii	1	-	-	-	-	Δ	Δ	0	-
	Logical OR B with Memory	DIR	DA dd	3			H					
		EXT	FA hh II	3	'					1	1	
		IDX	EA xb	3]	1	
		IDX1	EA xb ff	3						- }		
į		IDX2	EA xb ee ff	4								
j		[D,IDX]	EA xb	6						ı		
1		[IDX2]	EA xb ee ff	6								
0000	(CCR) + M ⇒ CCR	IMM	14 ii	1	n	_	1	ı	Û	î	î.	11
ORCC opr	l', '	1141141	'~"	,	"	-	"	"	"	"	"	. 4
	Logical OR CCR with Memory	1	<u> </u>							. 1	1	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	s	x	н	1	N	z	٧	С
PSHA	$(SP) - 1 \Rightarrow SP; (A) \Rightarrow M_{(SP)}$	ìNH	36	2	-	-	-	-	-	-	-	-
	Push Accumulator A onto Stack				L						L	
PSHB	$(SP) - 1 \Rightarrow SP; (B) \Rightarrow M_{(SP)}$	iNH	37	2	-	-	-	-	-	-	-	-
	Push Accumulator B onto Stack			L	L	L	L.					
PSHC	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$	INH	39	2	-	-	-	-	-	-	-	-
	Push CCR onto Stack				L	_	┖	L				Ш
PSHD	$(SP) - 2 \Rightarrow SP; (A:B) \Rightarrow M_{(SP)}:M_{(SP+1)}$	INH	3B	2	-	-	-	-	-	-	-	-
	Push D Accumulator onto Stack						<u> </u>	L				
PSHX	$(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$	INH	34	2	-	-	-	-	-	-	-	-
	Push Index Register X onto Stack				<u> </u>	_	<u> </u>	Ļ	_		\vdash	
PSHY	$(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$	INH	35	2	-	-	-	-	-	-	-	-
	Push Index Register Y onto Stack				├-	_	<u> </u>	ļ	<u> </u>	_	L	Н
PULA	$(M_{(SP)}) \Rightarrow A; (SP) + 1 \Rightarrow SP$	INH	32	3	-	-	-	-	-	-	-	-
	Puli Accumulator A from Stack	INH	33	3	╁		-	H		-		\vdash
PULB	$(M_{(SP)}) \Rightarrow B; (SP) + 1 \Rightarrow SP$	INFI	33	3	-	_	-	-	-	-	-	-
	Pull Accumulator B from Stack	INH	38	3	Δ	J.	Δ	Δ	Δ	Δ	Δ	
PULC	$(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ Pull CCR from Stack	11411	36	3	Δ	ľ	Δ	Δ	Δ	Δ	Δ	Δ
		INH	3A	3	┝	_	┢	-	-	\vdash	H	
PULD	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow A:B; (SP) + 2 \Rightarrow SP$ Pull D from Stack	HAIT		, ,	-	-	-	-	-	-	_	
PULX	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow X_H:X_L; (SP) + 2 \Rightarrow SP$	INH	30	3	-	-	-	-	-	-	_	-
, 52.	Pull Index Register X from Stack											
DULY	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_H:Y_L:(SP) + 2 \Rightarrow SP$	INH	31	3	├_	-	-	_		-	-	-
PULY	Pull Index Register Y from Stack	"""										
REV	MIN-MAX rule evaluation	Special	18 3A	3**	Ι_	┢	-	-	-	-	Δ	
HEV	Find smallest rule input (MIN).	Opeciai	10 0/1	per							-	
	Store to rule outputs unless fuzzy output is already larger (MAX).			rule byte								
	For rule weights see REVW.											
	Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list.											
	REV may be interrupted.										_	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	s	х	н	1	N	z	v	С
REVW	MIN-MAX rule evaluation	Special	18 3B	3,	-	-	?	-	?	?	Δ	!
	Find smallest rule input (MIN),			per				1	1			
	Store to rule outputs unless fuzzy output is already larger (MAX).		:	byte; 5								
	Rule weights supported, optional.			per wt.								
	Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list.											
	REVW may be interrupted.										L	
ROL opr		EXT	75 hh II	4	+	-	-	-	Δ	Δ	Δ	Δ
	C b7 b0	XQI	65 xb	3								
	Detete Memory Loft through Come	IDX1 IDX2	65 xb ff 65 xb ee ff	4 5								
	Rotate Memory Left through Carry	[D,IDX]	65 xb ee ii	6		ļ						İ
		(IDX2)	65 xb ee ff	6								
ROLA	Rotate A Left through Carry	INH	45	1			İ					
ROLB	Rotate B Left through Carry	INH	55	1								
ROR opr		EXT	76 hh II	4	_	-	-	-	Δ	Δ	Δ	Δ
	<u></u> -> □	IDX	66 xb	3			1					
	b7 b0 C	IDX1	66 xb ff	4		1						
	Rotate Memory Right through Carry	IDX2	66 xb ee ff	5								:
		[D,IDX]	66 xb	6								
	D	[IDX2]	66 xb ee ff	6		l .				i		
RORA	Rotate A Right through Carry	INH	46 56	1								
RORB	Rotate B Right through Carry	INH		1		<u> </u>	_	_			_	
RTC	$(M_{(SP)}) \Rightarrow PPAGE; (SP) + 1 \Rightarrow SP;$	INH	OA	6	-	- 1	-	-	-	-	-	-
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$											
	Return from Call											
RTI	$(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$	INH	ов	8	Δ	₽	Δ	Δ	Δ	Δ	Δ	Δ
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow B:A; (SP) + 2 \Rightarrow SP$								1	ļ	Ì	- 1
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow X_H:X_L:(SP) + 4 \Rightarrow SP$				ĺ					[l
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L; (SP) - 2 \Rightarrow SP$						1				-	
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_H:Y_L;$ $(SP) + 4 \Rightarrow SP$											
	Return from Interrupt											
RTS	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$	INH	3D	5	1	-		-	-	-	-	-
	Return from Subroutine											J
SBA	(A) – (B) ⇒ A Subtract B from A	INH	18 16	2	- 1	-	-	-	Δ	Δ	Δ	Δ

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	s	x	Н	1	N	z	٧	С
SBCA opr	$(A) - (M) - C \Rightarrow A$	IMM	82 ii	1	-	Ī-		-	Δ	Δ	Δ	Δ
	Subtract with Borrow from A	DIR	92 dd	3			1		1			l
	1	EXT	B2 hh II	3			ĺ			1	ŀ	
		IDX	A2 xb	3	ĺ			1				ļ
	į	IDX1	A2 xb ff	3		ĺ					1	1
	•	IDX2	A2 xb ee ff	4		ı		ł		l		
		[XQI,Q]	A2 xb	6		l	1			l		İ
		[IDX2]	A2 xb ee ff	6			ı		l	ŀ		
SBCB opr	(B) - (M) - C ⇒ B	IMM	C2 ii	1	Ī-	1-	Γ-	Ι_	Δ	Δ	Δ	Δ
	Subtract with Borrow from B	DIR	D2 dd	3							_	
		EXT	F2 hh II	3						i	1	
		XQI	E2 xb	3				ļ			1	
		IDX1	E2 xb ff	3								
		IDX2	E2 xb ee ff	4				1			1	1
		[D,IDX]	E2 xb	6		i					Ì	}
		[IDX2]	E2 xb ee ff	6		1		ĺ	i			
		IMM	14 01	1	-	-	-	-	-	-	\vdash	Η.
SEC	1 ⇒ C Translates to ORCC #\$01			·	_	Ĺ	_	_	-	_	_	1
SEI	1 ⇒ I; (inhibit I interrupts) Translates to ORCC #\$10	IMM	14 10	1	-	-	-	1	-	-	-	-
SEV	1 ⇒ V Translates to ORCC #\$02	IMM	14 02	1	-	-	-	-	1	-	1	-
SEX r1, r2	$$00:(r1) \Rightarrow r2 \text{ if } r1, \text{ bit } 7 \text{ is } 0 \text{ or}$ $$FF:(r1) \Rightarrow r2 \text{ if } r1, \text{ bit } 7 \text{ is } 1$	INH	B7 eb	1	-	-	-	-	-	-	-	-
	Sign Extend 8-bit r1 to 16-bit r2 r1 may be A, B, or CCR r2 may be D, X, Y, or SP											
	Alternate mnemonic for TFR r1, r2					ļ	_			-1		
STAA opr	(A) ⇒ M	DIR	5A dd	2	-	-	-	-	Δ	Δ	0	-
	Store Accumulator A to Memory	EXT	7A hh II	3	İ							ĺ
		IDX	6A xb	2				.				l
		IDX1	6A xb ff	3		1						
		IDX2	6A xb ee ff	3		1						
		[D,IDX]	6A xb	5			İ					
		[IDX2]	6A xb ee ff	5	ļ	L					_	
STAB opr	(B) ⇒ M	DIR	5B dd	2	-	-	-	-	Δ	Δ	0	- 1
	Store Accumulator B to Memory	EXT	7B hh il	3		1						
		IDX	6B xb	2		ŀ					ĺ	i
		IDX1	6B xb ff	3	1						1	
		IDX2	6B xb ee ff	3							ŀ	
		[XQI,Q]	6B xb	5								
		[IDX2]	6B xb ee ff	5								i
STD cor	(A) ⇒ M, (B) ⇒ M+1	DIR	5C dd	2	-	_	_	_	Δ	Δ	0	_
STD opr	Store Double Accumulator	EXT	7C hh II	3					-	ا "	۲	
	Store Double Accumulator	IDX	6C xb	2							ļ	1
		IDX1	6C xb ff	3								
	1	t t		_		l					ļ	
		IDX2	6C xb ee ff	3								
		[D,IDX]	6C xb	5		İ					- 1	
	1	[IDX2]	6C xb ee ff	5	1	l		1			- 1	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~.	s	x	Н	1	N	z	v	С
STOP	$\begin{split} &(SP)-2\Rightarrow SP;\\ &RTN_H:RTN_L\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\;(Y_H:Y_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\;(X_H:X_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\;(B:A)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-1\Rightarrow SP;\;(CCR)\Rightarrow M_{(SP)};\\ &STOP\;All\;Clocks\\ \\ &\text{If S control bit = 1, the STOP instruction is disabled and acts like a two-cycle NOP.}\\ &Registers stacked to allow quicker recovery by interrupt. \end{split}$	INH	18 3E	9" +5 or +2"								
STS opr	(SP _H :SP _L) ⇒ M:M+1 Store Stack Pointer	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5F dd 7F hh II 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb	2 3 2 3 5 5		_	-	-	Δ	Δ	0	-
STX opr	(X _H :X _L) ⇒ M:M+1 Store Index Register X	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5E dd 7E hh II 6E xb 6E xb ff 6E xb ee ff 6E xb 6E xb ee ff	2 3 2 3 5 5	-	_	-	-	Δ	Δ	0	-
STY opr	(Y _H :Y _L) ⇒ M:M+1 Store Index Register Y	DIR EXT IDX IDX1 IDX2 [D,IOX] [IDX2]	5D dd 7D hh II 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb	2 3 2 3 5 5	-	-	-	-	Δ	Δ	0	-
SUBA opr	(A) – (M) ⇒ A Subtract Memory from Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	B0 ii 90 dd B0 hh II A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	1 3 3 3 4 6	-	-	_		Δ	Δ	Δ	Δ
SUBB opr	(B) – (M) ⇒ B Subtract Memory from Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh ii E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb	1 3 3 3 4 6	_	_	-	-	Δ	Δ	Δ	Δ

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~	s	x	Н	ı	N	z	v	С
SUBD opr	$(D) - (M:M+1) \Rightarrow D$	IMM	83 jj kk	2	-	T -	-	-	Δ	Δ	Δ	Δ
	Subtract Memory from D (A:B)	DIR	93 dd	3				l	i	ĺ	Ш	l
		EXT	B3 hh II	3	İ							l
		IDX	A3 xb	3	ļ		İ					
		IDX1	A3 xb ff	3					1			l
		IDX2	A3 xb ee ff	4				1				
		[D,IDX]	A3 xb	6					l		i	ĺ
		[iDX2]	A3 xb ee ff	6							о	
SWI	$\begin{split} &(SP)-2\Rightarrow SP;\\ &RTM_H:RTM_L\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\ (Y_H:Y_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\ (X_H:X_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\ (S:A)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-1\Rightarrow SP;\ (CCR)\Rightarrow M_{(SP)}\\ &1\Rightarrow l;\ (SWI\ Vector)\Rightarrow PC \end{split}$	INH	3F	9	-		_	1	-	-		-
TAB	(A) ⇒ B	INH	18 0E	2	-	-	-	-	Δ	Δ	0	-
	Transfer A to B			-	<u> </u>	ļ.,	<u> </u>	_				<u> </u>
TAP	(A) ⇒ CCR Translates to TFR A , CCR	iNH	B7 02	1	Δ	l t	Δ	Δ	Δ	Δ	Δ	Δ
ТВА	(B) ⇒ A Transfer B to A	INH	18 0F	2	-	-	-	-	Δ	Δ	0	-
TBEQ cntr, rel	If (cntr) = 0, then Branch; else Continue to next instruction Test Counter and Branch if Zero	REL (9-bit)	O4 lb rr	3	-	-	-	-	-	-	Δ	-
	(cntr = A, B, D, X,Y, or SP)										Ì	
TBL opr	(M) + [(B) × ((M+1) − (M))] ⇒ A B-Bit Table Lookup and Interpolate Initialize B, and index before TBL. <ea> points at first 8-bit table entry (M) and B is fractional part of lookup value.</ea>	XOI	18 3D xb	8	-	-	-	1	Δ	Δ	-	?
	(no indirect addressing modes allowed.)						1		ı			
TBNE cntr, rel	If (cntr) not = 0, then Branch; else Continue to next instruction	REL (9-bit)	O4 lb rr	3	1	-	-	-	-	-	-	-
	Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)										O	
TFR r1, r2	$(r1) \Rightarrow r2 \ or$	INH	B7 eb	1	-	-	-	-	-	-	-	
•	\$00:(r1) ⇒ r2 or				or				l			ļ
	$(r1[7:0]) \Rightarrow r2$				Δ	U	Δ	Δ	Δ	Δ	Δ	Δ
	Transfer Register to Register r1 and r2 may be A, B, CCR, D, X, Y, or SP										O	
TPA	(CCR) ⇒ A	INH	B7 20	1	-	-	-	-	-	-	-	-
	Translates to TFR CCR , A		1						- 1	- 1	i	

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	s	x	Н	ı	N	z	v	С
ТПАР	$\begin{split} &(SP)-2\Rightarrow SP;\\ &RTN_H:RTN_L\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\; (Y_H:Y_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\; (X_H:X_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\; (B:A)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-1\Rightarrow SP;\; (CCR)\Rightarrow M_{(SP)}\\ &1\Rightarrow I;\; (TRAP\; Vector)\Rightarrow PC \end{split}$	INH	18 tn tn = \$30-\$39 or \$40-\$FF	10	-	-		1	_	-	_	_
TST <i>opr</i>	(M) - 0 Test Memory for Zero or Minus (A) - 0 Test A for Zero or Minus	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH	F7 hh II E7 xb E7 xb ff E7 xb ee ff E7 xb ee ff E7 xb E7 xb ee ff	3 3 4 6 6	-	-	-	_	Δ	Δ	0	0
TSTB	(B) - 0 Test B for Zero or Minus	INH	D7 B7 75	1	-	L	-	ļ.	_	L	_	L
TSX	(SP) ⇒ X Translates to TFR SP,X	INFI	B7 /5	1	-	-	-	-	-	-	-	-
TSY	(SP) ⇒ Y Translates to TFR SP,Y	INH	87 76	1	-	-	=	-	-	-	-	-
TXS	(X) ⇒ SP Translates to TFR X,SP	INH	B7 57	1	-	-	-	-	-	-	-	-
TYS	(Y) ⇒ SP Translates to TFR Y,SP	INH	B7 67	1	-	-	-	-	-	-	-	-
WAI	$\begin{split} &(SP)-2\Rightarrow SP;\\ &RTN_H:RTN_L\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\;(Y_H:Y_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\;(X_H:X_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP;\;(B:A)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-1\Rightarrow SP;\;(CCR)\Rightarrow M_{(SP)};\\ &WAIT\;for\;interrupt \end{split}$	INH	3E	8" (in) + 5 (int)	or or	1	-	1	-	-		-
WAV	$\sum_{j=1}^{B} S_j F_j \Rightarrow Y:D$ $\sum_{j=1}^{B} F_j \Rightarrow X$ Calculate Sum of Products and Sum of Weights for Weighted Average Calculation Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in S _i list. Y points at first element in F _i list. All S _i and F _i elements are 8-bits. If interrupted, six extra bytes of stack used for intermediate values	Special	18 3C	8" per lable	-		?		?	Δ	?	?

A-22

68HC12 and HCS12 Instruction Set *

Appendix A

Source Form	Operation	Addr. Mode	Machine Coding (hex)		s	х	Н	ı	N	z	٧	С
wavr	see WAV	Special	3C	••	-	=	?	F	?	Δ	?	?
pseudo- instruction	Resume executing an interrupted WAV instruction (recover intermediate results from stack rather than initializing them to zero)											
XGDX	(D) ⇔ (X) Translates to EXG D, X	INH	B7 C5	1	-	-	-	-	-	-	-	-
XGDY	(D) ⇔ (Y) Translates to EXG D, Y	INH	B7 C6	1	-	-	-	-	1	-	-	-

NOTES:

*Each cycle (~) is typically 125 ns for an 8-MHz bus (16-MHz oscillator).

**Refer to detailed instruction descriptions for additional information.