





2-input NMOS NOR gate**2-input NMOS NAND gate**





General structure of CMOS gates

2-input CMOS NOR gate



2-input CMOS NAND gate





An example complex NMOS logic circuit


A	B	C	E	F	Z	V _{out}
0	0	0	0	0	1	V ₀
0	0	0	0	1	1	V ₁
0	0	0	1	0	1	V ₂
0	0	0	1	1	1	V ₃
0	0	1	0	0	1	V ₄
0	0	1	0	1	1	V ₅
0	0	1	1	0	1	V ₆
0	0	1	1	1	1	V ₇
0	1	0	0	0	1	V ₈
0	1	0	0	1	1	V ₉
0	1	0	1	0	1	V ₁₀
0	1	0	1	1	1	V ₁₁
0	1	1	0	0	0	V ₁₂
0	1	1	0	1	0	V ₁₃
0	1	1	1	0	0	V ₁₄
0	1	1	1	1	0	V ₁₅
1	0	0	0	0	1	V ₁₆
1	0	0	0	1	0	V ₁₇
1	0	0	1	0	0	V ₁₈
1	0	0	1	1	0	V ₁₉
1	0	1	0	0	1	V ₂₀
1	0	1	0	1	0	V ₂₁
1	0	1	1	0	0	V ₂₂
1	0	1	1	1	0	V ₂₃
1	1	0	0	0	1	V ₂₄
1	1	0	0	1	0	V ₂₅
1	1	0	1	0	0	V ₂₆
1	1	0	1	1	0	V ₂₇
1	1	1	0	0	0	V ₂₈
1	1	1	0	1	0	V ₂₉
1	1	1	1	0	0	V ₃₀
1	1	1	1	1	0	V ₃₁

A	B	C	E	F	Z	V _{out}
0	1	1	0	0	0	V ₁₂
0	1	1	0	1	0	V ₁₃
0	1	1	1	0	0	V ₁₄
0	1	1	1	1	0	V ₁₅
1	0	0	0	1	0	V ₁₇
1	0	0	1	0	0	V ₁₈
1	0	0	1	1	0	V ₁₉
1	0	1	0	1	0	V ₂₁
1	0	1	1	0	0	V ₂₂
1	0	1	1	1	0	V ₂₃
1	1	0	0	1	0	V ₂₅
1	1	0	1	0	0	V ₂₆
1	1	0	1	1	0	V ₂₇
1	1	1	0	0	0	V ₂₈
1	1	1	0	1	0	V ₂₉
1	1	1	1	0	0	V ₃₀
1	1	1	1	1	0	V ₃₁


A	B	C	E	F	Z	V _{out}
0	1	1	0	0	0	V ₁₂
1	0	0	0	1	0	V ₁₇
1	0	0	1	0	0	V ₁₈
1	0	0	1	1	0	V ₁₉
1	1	1	0	1	0	V ₂₉
1	1	1	1	0	0	V ₃₀
1	1	1	1	1	0	V ₃₁

The truth table of the example complex NMOS logic circuit


Pass logic




Pass logic circuit after Shannon decomposition applied to a logic function



An example pass logic circuit



Another realization of the example above



Another realization of the example above