

Design of Clocked Synchronous Sequential Circuits

Design of a sequential circuits start with the verbal description of the problem (scenario).

Design process is similar to computer programming.

First, the problem in the physical (real) world should be described and appropriately modeled.

Then the circuit should be designed to solve the problem.

Design of a sequential circuit has the following steps:

- 1. Verbal description of the problem (functional requirements of the circuit). Timing diagrams can be used to avoid uncertainties.
- 2. The design model (Mealy or Moore) of the circuit is determined.
- 3. The states of the FSM are determined. The number of states and state transitions according to the inputs are determined.

State transition and output tables are formed. State transition diagrams can be used if they will make the design easier.

State reduction is performed (if applicable). The purpose is to build a correctly functioning machine with the least possible number of states.

This state is similar to computer programming; that is why an intuitional approach is required.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

Digital Circuits

4. Coding States: Binary codes are assigned to the states. If there are **n** states, the number of variables (number of flip-flops) **m** is computed as follows:

$$m = \lceil \log_2 n \rceil$$


Here [x] denotes ceiling function. For example [4.1] = 5 and [4.0] = 4State transition and output table is formed using state variables.

- 5. Type of flip-flop is determined.
- 6. Using the flip-flop transition tables, state transition table is filled. Function (F) that drives flip-flops are obtained.
- 7. From the output table, output function (G) is obtained.
- 8. Combinational circuits of the functions (F and G) are designed and implemented with the minimum cost.

Synchronous Circuit Design Example:

A sequential circuit with a single input (X) and single output (Z) will be designed. After two sequential "O"s as the input, the output should be "1" as long as the input is "0".

Timing diagram can be used to better understand the problem.



The design should be according to the Mealy model so that circuit has the functionalities shown in the above timing diagram.

Because the output is effected from the input simultaneously (without the active edge of the clock signal).

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

Digital Circuits


1. Forming state transition diagram from the verbal description (timing diagrams). This step requires intuitional approach and experience.

Machine can be designed with 3 states:

A: No zeros are arrived

B: First zero is arrived

C: Second zero is arrived



2. State transition table

| 5 | S+,Z S | 0 | 1 |
|---|-----------|-----|-----|
| | Α | B,0 | A,0 |
| | В | C,0 | A,0 |
| | С | C,1 | A,0 |

State coding:

A: 00 B: 01

(Alternative coding is possible)

C: 11

| State varia | bles |
|---------------|------|
| Q_1 , Q_0 | |


| Q ₁ +Q ₀ +,Z | | | | |
|------------------------------------|----|------|------|--|
| $Q_1Q_0^X$ | | 0 | 1 | |
| | 00 | 01,0 | 00,0 | |
| | 01 | 11,0 | 00,0 | |
| | 11 | 11,1 | 00,0 | |
| | 10 | øø,ø | øø,ø | |

Alternative state coding is possible. For example, A:00, B: 10, C:01 is also possible. In this case the circuit will be different. However, the functionality of the circuit will be the same.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA



4. Determining the type of flip-flop:

D flip-flops will be used in this example.

In the previous (3.) step, transitions were determined for all flip-flops. In this step, the inputs of the flip-flop for a required transition will be investigated.

The transition table of the flip-flop will be used for this purpose.

D flip-flop transition table:


| S | yml | bol QQ+ | D |
|---|-----|---------|---|
| | 0 | 00 | 0 |
| | α | 01 | 1 |
| | β | 10 | 0 |
| | 1 | 11 | 1 |

This table shows the inputs of the D flip-flop for each transition.

Different types of flip-flops have different transition tables.

Transition table of D flip-flop is simple. The input of the D flip-flop is equal to the next value of its state variable.

The required inputs of the flip-flop is replaced to the state transition tables.



| Q | Q_0^+ X Q_1Q_0 | 0 | 1 |
|---|----------------------|---|---|
| | 00 | α | 0 |
| | 01 | 1 | β |
| | 11 | 1 | β |
| | 10 | Ø | ø |

| symbol QQ+ | | | D |
|------------|---|----|---|
| | 0 | 00 | 0 |
| | α | 01 | 1 |
| | β | 10 | 0 |
| | 1 | 11 | 1 |

| D_1 X Q_1Q_0 | 0 | 1 |
|--------------------|-----|---|
| 00 | 0 | 0 |
| 01 | (1) | 0 |
| 11 | 1/ | 0 |
| 10 | ø | Ø |
| | | |

$$D_1 = X'Q_0$$

| D_0 X Q_1Q_0 | 0 | 1 |
|--------------------|---|---|
| 00 | 1 | 0 |
| 01 | 1 | 0 |
| 11 | 1 | 0 |
| 10 | Ø | ø |
| | | |

$$D_0 = X'$$

To obtain expressions, Karnaugh diagrams are formed from these tables.

Rows and columns are in Gray code.

State transition function (F) that determines the next state is obtained.


http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

Digital Circuits

5. Using the output table, output function (G) is obtained.




During the design of functions F and G, design methods for combinational circuits (prime implicants, prime implicant chart) that are covered in the first part of the course should be used.

There is no need to minimize the functions in this example as they are simple.

$$Z = X'Q_1$$

6. Implementation and drawing of the designed circuit using logical gates.



http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

8.8

Example: Same circuit designed with JK flip-flops

The first three steps are the same.

4. Positive edge triggered JK flip-flops will be used.

JK flip-flop transition table:

| S | ymt | ool QQ+ | J | K | |
|---|-----|---------|---|---|--|
| | 0 | 00 | 0 | Ø | |
| | α | 01 | 1 | Ø | |
| | β | 10 | Ø | 1 | |
| | 1 | 11 | Ø | 0 | |

Using JK flip-flops instead of D flip-flops will produce simpler logical functions for the next state.

As the functions in this example are already simple, no further simplification is achieved.

The transitions of state variables were determined from the state transition table in step 3. $Q_1Q_0^+, Z_1 = Q_2Q_0^+$

| +(| Q_0^+, Z | | | |
|----|------------|------|------|--|
| | $Q_1Q_0^X$ | 0 | 1 | |
| | 00 | 01,0 | 00,0 | |
| | 01 | 11,0 | 0,00 | |
| | 11 | 11,1 | 0,00 | |
| | 10 | øø,ø | øø,ø | |

| $Q_1Q_1^+ X$ Q_1Q_0 | 0 | 1 |
|-----------------------|---|---|
| 00 | 0 | 0 |
| 01 | α | 0 |
| 11 | 1 | β |
| 10 | Ø | Ø |

| $Q_0Q_0^+ X$ Q_1Q_0 | | |
|-----------------------|---|---|
| Q_1Q_0 | 0 | 1 |
| 00 | α | 0 |
| 01 | 1 | β |
| 11 | 1 | β |
| 10 | Ø | Ø |

http://www.faculty.itu.edu.tr/buzluca


Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA


8.9

Digital Circuits

The required inputs for the flip-flop are replaced into state transition tables.



The function (F) that determines the next state is obtained.



Transition tables for flip-flops:

Transition tables for different types of flip-flops are given below.

Transition table for SR flip-flop: Transition table for JK flip-flop:

| sy | mbol | QQ÷ | S | R |
|----|------|-----|---|---|
| | 0 | 00 | 0 | Ø |
| | α | 01 | 1 | 0 |
| | β | 10 | 0 | 1 |
| | 1 | 11 | Ø | 0 |

| sy | mbol | QQ÷ | J | K |
|----|------|-----|---|---|
| | 0 | 00 | 0 | Ø |
| | α | 01 | 1 | Ø |
| | β | 10 | Ø | 1 |
| | 1 | 11 | Ø | 0 |

Transition table for D flip-flop:

| y | mbol | QQ+ | D |
|---|--------|-----|---|
| | 0 | 00 | 0 |
| | α | 01 | 1 |
| | α β | 10 | 0 |
| | 1 | 11 | 1 |

Transition table for T flip-flop:

| sy | /mb | ol QQ+ | Т | |
|----|-----|--------|---|--|
| | 0 | 00 | 0 | |
| | α | 01 | 1 | |
| | β | 10 | 1 | |
| | 1 | 11 | 0 | |

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

8.12

Synchronous Circuit Design Example 2: Moore Model

Design using the Moore model has the same design stages that are already shown. Important points are:

- · outputs depend ONLY on the states,
- · because of this, each state corresponds to a single output.

Problem:

A synchronous sequential circuit with 2 inputs (X,Y) and a single output (Z) will be designed.


If the number of incoming 1s to the input is 4 or a multiple of 4, the output of the circuit is 1. Otherwise the output should be 0. If there is no incoming 1, the output should be 1.

Solution

The circuit should perform *modulo 4* operation, and if the result of the operation is 0, the output should be 1. This FSM can be implemented with 4 states:

- 1. Modulo 0: S0 Output is '1' for only this state.
- 2. Modulo 1: S1
- 3. Modulo 2: S2
- 4. Modulo 3: S3

http://www.faculty.itu.edu.tr/buzluca http://www.huzluca.info Translated by Dr. Mustafa KAMAŞAK © 2011 Dr. Feza BUZLUCA 8.13




Using Multiplexers for Synchronous Circuit Implementation

If a synchronous sequential circuit is designed using D flip-flops, simpler implementations are possible if the inputs of the flip-flops are driven with multiplexers.

In this method,

- Input of each D flip-flop is driven by a separate multiplexer.
- The state variables (flip-flop outputs) are connected to the selection inputs of the multiplexers. Therefore, each multiplexer selects from its inputs according to the state.
- The inputs of the multiplexer should have the necessary values that produces the next state of the machine.
- The inputs of the multiplexers are obtained from the rows of the state transition table.

The same circuit designed in the previous example will be redesigned using multiplexers.



Counter Design

Counters that count with a certain sequence can be designed as a synchronous sequential circuit.

Moore model is appropriate for counter design.


Each output of the counter can be accepted as a different state. Outputs can be obtained directly from the state variables.

Example:

Design the counter shown below that has a single control input (X).

Counter should count in the natural order of 0-1-2-3. Counter should go back to 0 after 3.

When X=0 it should count up, if X=1 it should count down.



http://www.faculty.itu.edu.tr/buzluca


Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

8.17



State diagram:



State table:

Rows are replaced according to the Gray code so that state table can also be used as a Karnaugh diagram.

State variables and outputs have the same values.

Designing the counter using D flip-flops:

Recall: Q+=D 00 0 1 01 0 1 11 0 1 10 1

Output: Z0 = Q0Z1 = Q1

 $D1 = X' \cdot (Q1 \oplus Q0) + X \cdot (Q1 \oplus Q0)'$

D1 = X⊕Q1⊕Q0

D0 = Q0'

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

8.18

