



TP1	VCCINT0
TP2	VCCINT1
TP3	VCCIO
TP4	GND
TP5	NC
TP6	TCK
TP7	TMS
TP8	TDI0
TP9	TDO1
TP10	SCLK
TP11	SSEL0
TP12	SSEL1
TP13	MOSI
TP14	MISO
TP15	CLK
TP16	IRQ
TP17	PROGRAM0
TP18	PROGRAMT
TP19	DONE



## Bus Termination

TITLE: FPGA\_pin\_demo

Document Number:

REV:

0

Date: nicht gespeichert!

Sheet: 5/5

