

FPGA 1, connections

TITLE: FPGA_pin_demo


Document Number:

REV:



0

Date: 18.07.11 12:51

Sheet: 3/5



TP1	VCCINT
TP2	VCCAUX
TP3	VCCIO
TP4	GND
TP5	TCK
TP6	TMS
TP7	TDI0
TP8	TDO1
TP9	SCLK
TP10	SSEL0
TP11	SSEL1
TP12	MOSI
TP13	MISO
TP14	CLK
TP15	IRQ
TP16	PROGRAM0
TP17	PROGRAM1
TP18	DONE



Bus Termination

TITLE: FPGA_pin_demo


Document Number:


REV:

0

Date: 18.07.11 12:51

Sheet: 5/5





C33 ■ 470u 470u 470u
C34 ■ 470u 470u 470u
C35 ■ 470u 470u 470u
C36 ■ 470u 470u 470u
C37 ■ 470u 470u 470u
C38 ■ 470u 470u 470u
C39 ■ 470u 470u 470u
C40 ■ 470u 470u 470u
C41 ■ 470u 470u 470u

C10 ■ 470u 470u 470u
C11 ■ 470u 470u 470u
C12 ■ 470u 470u 470u
C13 ■ 470u 470u 470u
C14 ■ 470u 470u 470u
C15 ■ 470u 470u 470u
C16 ■ 470u 470u 470u
C17 ■ 470u 470u 470u
C18 ■ 470u 470u 470u
C19 ■ 470u 470u 470u
C20 ■ 470u 470u 470u
C21 ■ 470u 470u 470u
C22 ■ 470u 470u 470u
C23 ■ 470u 470u 470u
C24 ■ 470u 470u 470u