example_axi

Version: 1.0

Monday 9^{th} December, 2024 10:48


An example module that contain all the register types that are currently supported by bust.

1 Register List

#	Name	Mode	Address	Type	Width	Reset
0	reg0	RW	0x00000000	SL	1	0x0
1	reg1	RW	0x00000004	SL	1	0x1
2	reg2	RO	80000000x0	SL	1	0x0
3	reg3	RW	0x000000C	SLV	8	0x3
4	reg4	RO	0x0000010	SLV	14	0x0
5	reg5	RW	0x0000014	DEFAULT	32	OxFFFFFFF
6	reg6	RO	0x0000018	DEFAULT	32	0x0
7	reg7	RW	0x000001C	FIELDS	21	0xAD7
8	reg8	RO	0x00000020	FIELDS	24	0x0
9	reg9	PULSE	0x00000024	SL	1	0x1
10	reg10	PULSE	0x00000028	SLV	4	OxA
11	reg11	PULSE	0x0000002C	FIELDS	16	0x3


2 Registers

Register 2.1: REG0 - RW (0x00000000) RW std_logic register that resets to 0x0




Register 2.2: REG1 - RW (0x00000004) RW std_logic register that resets to 0x1





Register 2.9: REG8 - RO (0x00000020) RO register with multiple types of fields



field0 std_logic field

field1 std_logic_vector[18:0] field


field2 std_logic field

field3 std_logic_vector[2:0] field

Register 2.10: REG9 - PULSE FOR 4 CYCLES (0x00000024) PULSE std_logic register that resets to 0x1



Register 2.11: REG10 - PULSE FOR 1 CYCLES (0x00000028) PULSE std_logic_vector[3:0] register that resets to 0xA



 $\begin{array}{c} {\rm Register~2.12:~REG11~-~PULSE~for~50~cycles} & (0x0000002C) \\ {\rm ~PULSE~register~with~two~fields} \end{array}$



field0 std_logic_vector[14:0] field that resets to 0x3

field1 std_logic field that resets to 0x0