

Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No. : 1/13

#### N- AND P-Channel Enhancement Mode MOSFET

# MTC3586BDFA6

	N-CH	P-CH
BVdss	20V	-20V
ID	5A(V <sub>GS</sub> =4.5V)	$-3.3A(V_{GS}=-4.5 V)$
	$27$ m $\Omega$ (VGS=4.5V)	$78$ m $\Omega$ (VGS=-4.5V)
RDSON(TYP.)	$37$ m $\Omega$ (VGS=2.5V)	$115$ m $\Omega$ (V <sub>GS</sub> =-2.5V)
	$82m\Omega(V_{GS}=1.5V)$	$280 \mathrm{m}\Omega (\mathrm{Vgs}=-1.5\mathrm{V})$

#### **Description**


The MTC3586BDFA6 consists of a N-channel and a P-channel enhancement-mode MOSFET in a single DFN2\*2-6L package, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DFN2\*2-6L package is universally preferred for all commercial-industrial surface mount applications.


#### **Features**

- Simple drive requirement
- Low gate charge
- Low on-resistance
- Fast switching speed
- Pb-free lead plating and halogen-free package

#### **Equivalent Circuit**



#### **Outline**



**Ordering Information** 

Device	Package	Shipping	
MTC3586BDFA6-0-T1-G	DFN2×2-6L (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel	
<u> </u>	Fundament friendly and a C for Dalle complication due	to C Con DollConnellont and	

Environment friendly grade : S for RoHS compliant products, G for RoHS compliant and green compound products

Packing spec, T1: 3000 pcs / tape & reel, 7" reel

Product rank, zero for no rank products

Product name



Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No. : 2/13

### **Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Lin	Unit		
Faranietei	Symbol	N-channel P-channel		Oint	
Drain-Source Breakdown Voltage	BVdss	20	-20	V	
Gate-Source Voltage	Vgs	±12	±12	V	
Continuous Drain Current @Ta=25 °C (Note 1)	Id	5	-3.3		
Continuous Drain Current @Ta=70 °C (Note 1)	Id	4	-2.6	A	
Pulsed Drain Current (Note 2)	Ірм	20	-20		
Total Power Dissipation (Note 1)	Pd	1.38		W	
Linear Derating Factor		0.01		W/°C	
Operating Junction and Storage Temperature	Tj, Tstg	-55~+150		°C	

Note : 1.Surface mounted on 1 in² copper pad of FR-4 board, t≤5 sec 2.Pulse width limited by maximum junction temperature

N-Channel Electrical Characteristics (Tj=25°C, unless otherwise specified)

11 Onamo		ai Ollaia	Otol loti	<b>55</b> (1) 2	o, unicos otricivise specifica)			
Symbol	Min.	Тур.	Max.	Unit	Test Conditions			
Static	Static							
$BV_{DSS}$	20	-	-	V	$V_{GS}=0$ , $I_D=250\mu A$			
$\Delta BV_{DSS}/\Delta Tj$	-	0.02	-	V/°C	Reference to 25°C, I <sub>D</sub> =1mA			
V <sub>GS(th)</sub>	0.5	0.7	1.2	V	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$			
Igss	1	-	±100	nA	V <sub>GS</sub> =±12V, V <sub>DS</sub> =0			
I <sub>DSS</sub>	ı	-	1	۸	$V_{DS}=20V, V_{GS}=0$			
IDSS	-	-	10	μΑ	V <sub>DS</sub> =16V, V <sub>GS</sub> =0, Tj=70°C			
	-	27	40		I <sub>D</sub> =3.5A, V <sub>GS</sub> =4.5V			
*Rds(on)	-	37	50	mΩ	I <sub>D</sub> =1.2A, V <sub>G</sub> s=2.5V			
	-	82	105		I <sub>D</sub> =0.5A, V <sub>GS</sub> =1.5V			
*G <sub>FS</sub>	-	7	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =3A			
Dynamic								
Ciss	-	423	-					
Coss	-	50	-	рF	$V_{DS}$ =20V, $V_{GS}$ =0, f=1MHz			
Crss	-	48	-					
*t <sub>d(ON)</sub>	ı	6	-					
*t <sub>r</sub>	1	8	-	ne	$V_{DS}=15V$ , $I_D=1A$ ,			
*td(OFF)	1	11	-	ns	$V_{GS}=5V$ , $R_G=3.3\Omega$ , $R_D=15\Omega$			
*t <sub>f</sub>	-	10	-					
*Qg	-	6	-					
*Qgs	-	0.8	-	nC	$V_{DS}=16V, I_{D}=3A, V_{GS}=4.5V$			
*Qgd	-	2.5	-					
	Source-Drain Diode							
$*V_{\mathrm{SD}}$	-	0.77	1.2	V	$V_{GS}=0V$ , $I_S=1.2A$			
*trr	-	16	-	ns	I <sub>S</sub> =3A, V <sub>GS</sub> =0V, dI/dt=100A/μs			
*Qrr	-	8	-	nC	15 21, ν 05 υ ν, απαι πυστυμο			

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%



Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No. : 3/13

#### P-Channel Electrical Characteristics (Tj=25°C, unless otherwise specified)

-Onamer Liectrical Onaracteristics (1)-23 G, unless otherwise specified)									
Symbol	Min.	Typ.	Max.	Unit	Test Conditions				
Static									
$\mathrm{BV}_{\mathrm{DSS}}$	-20	-	-	V	$V_{GS}=0, I_{D}=-250\mu A$				
$\Delta BV_{DSS}/\Delta Tj$	-	-0.01	-	V/°C	Reference to 25°C, I <sub>D</sub> =-1mA				
V <sub>GS(th)</sub>	-	-0.8	-1.2	V	$V_{DS}=V_{GS}$ , $I_{D}=-250\mu A$				
Igss	-	-	±100	nA	$V_{GS}=\pm 12V, V_{DS}=0$				
Ingg	-	-	-1		$V_{DS}$ =-20V, $V_{GS}$ =0				
Idss	-	-	-25	μΑ	V <sub>DS</sub> =-16V, V <sub>GS</sub> =0, Tj=70°C				
	-	78	105		I <sub>D</sub> =-2.5A, V <sub>GS</sub> =-4.5V				
*RDS(ON)	-	115	150	mΩ	$I_D=-2A, V_{GS}=-2.5V$				
	-	280	350		I <sub>D</sub> =-0.5A, V <sub>GS</sub> =-1.5V				
*G <sub>FS</sub>	-	5	-	S	V <sub>DS</sub> =-5V, I <sub>D</sub> =-2A				
Dynamic									
Ciss	-	429	-						
Coss	-	45	-	pF	$V_{DS}$ =-20V, $V_{GS}$ =0, f=1MHz				
Crss	-	41	-						
*t <sub>d(ON)</sub>	-	6	-						
*t <sub>r</sub>	-	17	-	no	$V_{DS}$ =-10V, $I_{D}$ =-1A,				
*td(OFF)	-	16	-	ns	$V_{GS}$ =-10V, $R_G$ =3.3 $\Omega$ , $R_D$ =10 $\Omega$				
*t <sub>f</sub>	-	5	-						
*Qg	-	6	-						
*Qgs	-	0.8	-	nC	$V_{DS}$ =-16V, $I_{D}$ =-2A, $V_{GS}$ =-4.5V				
*Qgd	-	2.4	-						
Source-Drain	n Diode								
$*V_{SD}$	-	-0.82	-1.2	V	$V_{GS}=0V$ , $I_{S}=-1.2A$				
*trr	-	20	-	ns	$I_S=-2A$ , $V_{GS}=0V$ , $dI/dt=100A/\mu s$				
*Qrr	-	15	-	nC	15 2/1, 105 01, αι/αι 100/1/μο				

<sup>\*</sup>Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

#### **Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	RөJC	80	°C/W
Thermal Resistance, Junction-to-ambient, max	R <sub>θ</sub> JA	90 (Note)	·C/W

Note :.Surface mounted on 1 in² copper pad of FR-4 board, t≤5 sec; 195°C/W when mounted on minimum copper pad



Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No.: 4/13

### **N-channel Typical Characteristics**

Typical Output Characteristics

20

4.5V, 3.5V, 3V, 2.5V

16


VGS=2V

12


4

VDS, Drain-Source Voltage(V)


Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage



Drain-Source On-State Resistance vs Junction Tempearture








Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03


Page No. : 5/13


### N-channel Typical Characteristics(Cont.)

















Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No.: 6/13

## N-channel Typical Characteristics(Cont.)







Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No.: 7/13

### **P-channel Typical Characteristics**

Typical Output Characteristics

20

-VGS=5V

16

-VGS=4V

-VGS=4V

-VGS=2V


4

0


1 2 3 4 5

-VDS, Drain-Source Voltage(V)


Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage



Drain-Source On-State Resistance vs Junction Tempearture






·VGS, Gate-Source Voltage(V)


Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03


Page No. : 8/13

### P-channel Typical Characteristics(Cont.)





Threshold Voltage vs Junction Tempearture







Gate Charge Characteristics







Maximum Drain Current vs JunctionTemperature






Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03


Page No.: 9/13

## P-channel Typical Characteristics(Cont.)

Transient Thermal Response Curves



## **Recommended Soldering Footprint**




Unit : mm



Spec. No.: C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03 Page No. : 10/13

#### **Reel Dimension**






Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No.: 11/13

## **Carrier Tape Dimension**






Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No.: 12/13

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time		
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds		

### Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly	
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.	
Preheat			
-Temperature Min(Ts min)	100°C	150°C	
-Temperature Max(Ts max)	150°C	200°C	
-Time(ts min to ts max)	60-120 seconds	60-180 seconds	
Time maintained above:			
-Temperature (T∟)	183°C	217°C	
– Time (t∟)	60-150 seconds	60-150 seconds	
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C	
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds	
Ramp down rate	6°C/second max.	6°C/second max.	
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.	


Note: All temperatures refer to topside of the package, measured on the package body surface.



Spec. No. : C835DFA6 Issued Date : 2015.11.02 Revised Date : 2018.05.03

Page No.: 13/13

#### DFN2×2-6L Dimension



DIM Millimeters	neters	Inches		DIM	Millimeters		Inches		
DIIVI	Min.	Max.	Min.	Max.	DIIVI	Min.	Max.	Min.	Max.
Α	0.700	0.800	0.028	0.031	E1	0.520	0.720	0.020	0.028
A1	0.000	0.050	0.000	0.002	k	0.200	-	0.008	-
A3	0.203	REF	0.008	REF	b	0.250	0.350	0.010	0.014
D	1.900	2.100	0.075 0.083		е	0.650	TYP	0.026	TYP
Е	1.900	2.100	0.075	0.083	L	0.200	0.300	0.008	0.012
D1	0.900	1.100	0.035	0.043					

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

#### Material:

- Lead :Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

#### Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.