Computer Organization Project 2

Part I : Implement a single cycle processor with R-format instructions




Figure 1: Architecture of a single cycle processor with R-format instructions

Implements a 32-bits processor and supports the following R-format instructions.

Instruction	Example	Meaning	OpCode	funct_ctrl	funct
Add unsigned	Addu \$Rd, \$Rs, \$Rt	Rd = Rs + Rt	000000	001011	001001
Sub unsigned	Subu \$Rd, \$Rs, \$Rt	Rd = Rs - Rt	000000	001101	001010
Or	Or \$Rd, \$Rs, \$Rt	$Rd = Rs \mid Rt$	000000	100101	010010
Shift right	Srl \$Rd, \$Rs, shamt	$Rd = Rs \gg shamt$	000000	000010	100010
logical					

Note: Please refer to HW1 for the method of converting text instructions into 32-bits execution codes.

Note: When executing the R-format instruction, ALUOp is set as "10". Then, the ALU Control recognizes the "funct_ctrl" and converts the corresponding ALU function code "funct".

I/O Interface

```
module R_FormatCPU (
output wire [31:0] Addr_Out,
input wire [31:0] Addr_In,
input wire clk
);
```

Part II: Implement a single cycle processor with R-format and I-format instructions





Figure 2: Architecture of a single cycle processor with R-format and I-format instructions

Implement a 32-bits processor that supports the R-format of the previous part and supports the following I-format instructions.

Instruction	Example	Meaning	OpCode	funct
Add.imm.unsigned	Addiu \$Rt, \$Rs,	Rt = Rs + Imm.	001100	001001
	Imm.			
Sub.imm.unsigned	Subiu \$Rt, \$Rs, Imm.	Rt = Rs - Imm.	001101	001010
Store word	Sw \$Rt, Imm. (\$Rs)	Mem.[\$Rs+Imm.] = \$Rt	010000	001001
Load word	Lw \$Rt, Imm. (\$Rs)	Rt = Mem.[Rs+Imm.]	010001	001001

Note: When executing the I-format instruction, ALUOp is set as "00" or "01". Then, ALU Control ignores the "funct_ctrl", and triggers the ALU to perform "addition" or "subtraction" and outputs the corresponding "funct".



Simple CPU (SimpleCPU.v) Adder Adder . Adder.v NextPC[31:28] Addr Out Instruction [25:0] Rd_Data Instruction [25:21] Instruction [20:16] ALU Rt Data Addr In 32 bits MUX 32 bits MUX (ALU.v) 5 bits MUX Register File (RF.v) Instruction [15:11] lemory (IM.v) Data Memory (DM.v) Instruction [15:0] Instruction [10:6] funct_ctrl ALU Contro (ALU_Control.v Instruction [5:0] RegDst Branch RegWrite Instruction [31:26] Control

Part III: Implement a single cycle processor with branch and jump instructions


Figure 3: Architecture of a single cycle processor with branch and jump instructions

Implement a 32-bits processor that supports the first two parts of R-format and I-format, and supports the following branch and jump instructions.

Instruction	Example	Meaning	OpCode	funct
Branch on	Beq \$Rs, \$Rt, Imm	if ($Rs \equiv Rt$)	010011	001010
equal		$Addr_Out = Addr_In + 4 + Imm.* 4$	ļ	
Jump	J Imm.	Addr_Out = NextPC[31:28] Imm.* 4	011100	001010

Note: When executing the branch instruction, ALUOp is set as "01". Then, ALU Control ignores the "funct_ctrl", triggers the ALU to perform "subtraction" and outputs the corresponding "funct".

Note: NextPC = Addr In + 4; " | " is OR operation.



I/O Interface


Register File

Different from HW1, the RF in this PA support dual-bus parallel read, and one write bus. The bit width and number of registers are the same as that in HW1, with 32 registers having a width of 32- bits. Its initial value is set by "/testbench/RF.dat".

Instruction Memory


It consists of 128x8 bits memory with Big-endian. Its initial value is set by "/testbench/IM.dat".

a. Instruction reading



b. Command setting





Instruction Code: 0x01

Instruction Address:

MSB	<u> </u>		LSB
0x01	0x4B	0xA0	0x0B
0x00	0x01	0x02	0x03

Convert



18

FF

```
01
              // Addr = 0x00 1
   1 4B
              // Addr = 0x01
   I A0
              // Addr = 0x02
   0B
                 Addr = 0x03
 6
     01
              // Addr = 0x04
              // Addr = 0x05
 7
     AC
 8
     A8
              // Addr = 0x06
 9
     0D
              // Addr = 0x07
10
              // Addr = 0x08
     02
11
     32
              // Addr = 0x09
12
              // Addr = 0x0A
     B0
13
              // Addr = 0x0B
     25
14
     01
              // Addr = 0 \times 0 C
15
     C0
              // Addr = 0 \times 0 D
16
              // Addr = 0x0E
17
              // Addr = 0x0F
     82
```

// Instruction Memory in Hex


// Addr = 0x10

IM.dat:


Data Memory

It consists of 128x8 bits memory with Big-endian. Its initial value is set by "/testbench/DM.dat".

a. Data reading



b. Data writing



Testbench Description

a. Initialize


Execute Testbench ("tb_R_FormatCPU.v", "tb_I_FormatCPU.v", "tb_SimpleCPU.v") to initializes <u>Instruction Memory</u>, <u>Register File</u>, and <u>Data Memory</u>, respectively, according to "/testbench/IM.v", "/testbench/RF.v", "/testbench/ DM.v" (except Part I).

b. Clock

Generate a periodic clock (clk) to drive the CPU module in the testbench.

c. Addressing and Termination

Testbench initializes Addr_In signal to 0, and assigns Addr_Out to Addr_In before each positive edge of clk. When Addr_In is greater than or equal to the maximum address space of the current job instruction, Testbench ends the execution and outputs the current register and memory content ("/testbench/RF.out", "/testbench/DM.out"). The following figure shows the basic waveform of Testbench action:



Note: When the system Addr_Out fails or the program is in an infinite loop, please terminate the simulation and determine the problem manually.

Submission

Report (B10YDDXXX.pdf):

- a. Cover
- b. Screenshots and descriptions of each module code.
- c. Screenshots and descriptions of the execution results ("/testbench/RF.out", "/testbench/DM.out") of the sample programs ("/testbench/IM.dat") in each part
- d. Describes the custom test program and analyzes its results in each part.
- e. Conclusion and insights.
- f. Export it as a PDF format and name the file by the student ID "B10YDDXXX.pdf".

Compressed files (B10YDDXXX.zip):

- Report (B10YDDXXX.pdf)
- Part I
 - a. R FormatCPU.v
 - b. IM.v
 - c. RF.v
 - d. Other necessary .v files
- Part II
 - a. I FormatCPU.v
 - b. IM.v
 - c. RF.v
 - d. DM.v
 - e. Other necessary .v files
- Part III
 - a. SimpleCPU.v
 - b. IM.v
 - c. RF.v
 - d. DM.v
 - e. Other necessary .v files

B10YDDXXX.zip B10YDDXXX — Part 1 -R FormatCPU.v -IM.v RF.v Other necessary .v files Part 2 -I_FormatCPU.v ·IM.v -RF.v DM.v Other necessary .v files Part 3 -SimpleCPU.v -IM.v -RF.v -DM.v Other necessary .v files -B10YDDXXX.pdf

Score:

- 1. Main program: Part I (30%), Part II (30%), Part III (10%). All programs are tested by an external testbench.
- 2. Screenshots of each program, and describe the process and method (10%).
- 3. The execution results of the sample programs in each part, screenshots, and explanations (10%).
- 4. Each part customizes the test program and explains and analyzes its results (5%).
- 5. Format/Conclusion/Completeness (5%).
- 6. No plagiarism.

Submission time: Upload to Moodle before 13:00 on 111/04/28