RedHawk-SC Chip Power Model (CPM) Training

RedHawk-SC Modular Training Series
Release 2020 R3



Info for Attendees

- This training session is for 2 hours with 10 mins Q&A session at the end
- To ask questions, please use the Q&A window and one of the panelists will answer it.
- For listening to audio , please use Audio broadcast option



Tutor and Panelists

Tutors

Ramesh Agarwal – Lead Product Specialist

Panelists

- Siddalingesh Tenginakai Lead Product Specialist
- Eldo N Baby Lead Product Specialist
- Sankar Ramachandran Director Product Specialist



Prerequisites for the training

No	Training Program	Expectations – Must Know
1	RedHawk-SC Modular Training Chapter 01: Introduction_to_SeaScape	 Reading in input data, performing data integrity checks and creating base views
2	RedHawk-SC Modular Training Chapter 04: Dynamic_Vectorless_Analysis	Vectorless Dynamic Analysis




Training Agenda

- Introduction to CPM
- What's in a CPM?
- CPM Use
- Getting Familiar with Labs
- CPM Generation
- Additional CPM Configuration Options



Introduction to CPM Ansys


IC-Package-PCB Co-Design Challenges



- Longer System Design Cycle
 - Chip is the source of noise
 - Lack of noise budgeting at board & package
 - Possible die-package resonance
 - Package re-spin
- Higher PKG / Board Cost
 - Over-design
 - Excessive decap




Impact of On-Die Parasitics: PDN Input Impedance vs. Freq



Package Resonance

Without chip power model




With chip power model

The resonance peak is proportional to a factor called Q where

$$Q = \frac{\sqrt{(LC)}}{R}$$




Chip Power Model Concept



Chip is the source of noise




CPS Convergence Using CPM




- Package and printed PCB designers needs :
 - Accurate and relatively simple IC power model
 - Impedance and resonant frequencies of the global PDN
 - Accurate current waveforms to represent a realistic dynamic scenario for the chip.
- Ansys RedHawk-SC CPM technology can meet above requirements of Package and PCB designers



CPM Cdie vs Ctotal






C _{die}	C _{total}
Effective capacitance looking into the die	Algebraic summation of all the on-die capacitances
Can be measured	Can't be measured
Frequency dependent , close to C _{total} at lower frequency range	Not Frequency dependent




Ansys CPS Solutions






What's in a CPM? **Ansys**

What's in a CPM?



- ➤ Multi-domain, distributed model
- > DC to multi-GHz validity
- > Advanced chip excitation modes
- > Silicon correlated






/ What's in a CPM?

- •Full chip frequency domain simulation and model order reduction
- Cdie/Rdie for each domain
- lcc(t) for every domain and pin
 - Full chip current signature simulation
 - VCD based and Vectorless switching scenario



What's in a CPM?



PCB + Package

Each C4 bumps (Power & Ground) will be associated to its corresponding

✓ Chip PDN RLC

Physical model of chip layout


✓ Transistor/cell current /cap/ESR

Electrical model of chip layout

✓ CPM is topological, Physical and activity based



What's in a CPM?



```
.SUBCKT PowerModel pl p2
* Apache RedHawk Chip Power Model [Accurate RC reduction]
* Model Subcircuit of Die PDN
* @Apache Design Solutions 2007
* Pad name : port name : net : port id
* ploc vss8
             spice_port vdd
* ploc vss7
             spice port vdd
* ploc_vss6
             spice port vdd
* ploc vss5
             spice port vdd
                             vdd
                                      p1
* ploc_vss4
             spice port vdd
* ploc_vss3
             spice port vdd
                             vdd
* ploc vss2
             spice port vdd
* ploc vssl
             spice port vdd
* ploc_vdd8
             spice_port_vss
             spice_port_vss
* ploc_vdd7
* ploc_vdd6
             spice port vss
* ploc_vdd5
             spice port vss
* ploc_vdd4
             spice port vss
* ploc vdd3
             spice port vss
* ploc vdd2
             spice port vss
* ploc_vddl
             spice port vss
c0 1 pl 0 2.9222805485e-15
R 1 1 pl n3 7.78743720829
c 1 1 n3 0 3.97347104531e-14
c0 3 p2 0 2.9222805485e-15
R_1_3 p2 n4 7.78747807385
R_2_3 p2 n4 1484000
c_1_3 n4 0 3.97347104531e-14
```


Passive RC Values


- ✓ Each port (or bump) reflects the current flow associated with that port (or bump) reflecting the on-die activity
- ✓ Parasitics are associated with every port (or bump)
- ✓ Each port (or bump) are coupled with every other port

```
*************************************
* Apache RedHawk Chip Power Model [ Ver 2.00 ]
* Generated at Apr 22 07:40:53 2020
* Version: 19.2.4p4 RHEL6 (Apr 29 00:21:06 2019)
* Run directory: /nfs/sjonfs01.datal/UserRuns/ragarwal/single cell te
* CPM Options:
* perform powermodel -wirebond -no_afs -global_gnd -pincurrent
* @Apache Design Solutions 2002 - 2006
* Presimulation time 0.000000ps
************************************
.INCLUDE "Chip Power Model SubCircuit.sp.inc"
* Begin Chip Package Protocol --->
* generated by asim_power_model
* Start Units
* Length um
* End Units
* ploc vss8 :
               (16.124001 0.538000)
               (14.124000 0.538000)
                                               - spice port vdd
               (12.124000 0.538000)
* ploc vss5 : (10.124000 0.538000)
* ploc vss4 : (8.124000 0.538000)
* ploc vss3 : (6.124000 0.538000)
* ploc vss2 : (4.124000 0.538000)
* ploc vssl :
               (2.124000 0.538000)
* ploc vdd8 : (16.124001 1.114000)
* ploc_vdd7 : (14.124000 1.114000)
                                               - spice port vss
* ploc vdd6 : (12.124000 1.114000)
                                          p2
                                               - spice port vss
* ploc_vdd5 : (10.124000 1.114000)
                                              - spice port vss
```

Active Current Signature








Estimated Cdie
Missing Rdie, Ldie
Single Lumped Model

Power-grid RLC
Intrinsic,Intentional De-cap, Load cap
Spatial and Temporal switching
current


CPM includes all die parasitics



De-coupled Solver (Default)




- By default, CPM solver will consider decoupled Caps
- Hence GND will include caps corresponding to other domains as well.
- This approximation is good for single PG domain chips with symmetric package






Coupled Solver



- CPM solver will consider coupled Caps between respective domains.
- Good for multiple PG domain and asymmetric package
- Coupled solver is expected to take more runtime






Chip Power Model (CPM) Use

Ansys

CPM based IC-System Co-Design






IC-Aware Package/PCB Power Integrity Solution

IC-Aware Package-PCB power integrity


- Native import of CPM and automated connection to package
- Static IR drop (DC) analysis: CPM can be used as current sink
- Frequency-domain AC simulation: Review CPM+Package+PCB Impedance response
- Dynamic analysis (Transient): Using time-varying current for each die port from CPM



Customized analysis in a single GUI environment




Enabling Global PDN Analysis





Enabling 3D-IC Power Integrity Analysis

- One or More Die Converted to CPM
- Reduces runtime by abstracting the design
- For IP reasons, Die can come from 3rd
 Party
- CPM has only electrical current and PDN representation





Design Structure:


Logic Processor (Chip Power Model)
Interposer (Chip Power Model) +
PKG + Board (Extracted Model)




Using CPM in Ansoft Designer











Getting Familiar with Labs Ansys

Getting Familiar with Modular Training Labs

Lab Instructions:

- Download the Galaxy_Training.tar.gz Training Bundle
- Move to Modular_Training/07_CPM_Creation directory



Getting Familiar with Modular Training Labs

Lab Scripts Organization:

Top Wrapper Script


Script that runs all steps

Has modules, settings, input files

loads base views – dv, ev, evx, tv

Create Views like:

- Rollup ExtractView
- Grm type SimulationView
- GrmView





(

Getting Familiar with Modular Training Lab Scripts

File: run.py

```
include('../scripts/run_cpm_creation.py')
```

File: ../scripts/run_cpm_creation.py

```
include('setup_env.py')
include('load_base_views.py')
include('cpm_creation.py')
```

- setup_env.py loads worker environment, variables & arguments
- load_base_views.py script loads the base views like dv, ev
- cpm_creation.py creates all the required views and reports



Setting up the environment

File: ../scripts/setup_env.py

```
import pprint
open_scheduler_window()

design_data_path = '../../design_data/'

ll = create_local_launcher('local')
register_default_launcher(ll, min_num_workers=10)

include('args.py')
```

Set design_data_path variable to central design data path area

Create Launcher for Workers

Set the arguments for various view creation commands in args.py



Launching RedHawk-SC - Get started with your Modular Training

Batch mode execution example:

- <path to rhsc installation>/bin/redhawk sc run.py
- Interactive mode execution example:
 - <path_to_rhsc_installation>/bin/redhawk_sc -i run.py
 - It needs an exit() command in script or entered manually to exit the Python shell

Connecting to a live RedHawk-SC run:

- RedHawk-SC allows querying of data/results from an active session, by remotely attaching to the session
- Multiple users can attach to the same session from multiple machines for querying/viewing results
- <path_to_rhsc_installation>/bin/redhawk_sc -r <gp_dir>

Execution Log Files:

- All RHSC log files reside by default in gp<> folder
 - If the run is fired in the same directory, tool will create gp.1, gp.2 incrementally
 - 'latest.gp' link will point to the most recent gp directory
- Main log file for RedHawk-SC would be <gp directory>/run.log file.



Chip Power Model (CPM) Generation

Ansys

Generating CPM

Extract View Rollup

- Rolls up the design to higher metal layer
- For more details, see:

help(SeaScapeDB.create_extract_view)

SimulationView


- Sim_type CPM is required
- For more details , see :

help(SeaScapeDB.create_simulation_view)

GrmView

- GrmView (generic reduced model)
- Takes in SimulationView and AnalysisView as inputs
- Generates CPM Model files
- For more details , see :

help(SeaScapeDB.create_reduced_model_view)



Big Worker Setup

- Currently CPM creating engine is a single worker job
- It may consume high memory in big designs
- It is advised to launch a big memory worker and allocate it for cpm jobs
- Required only for large design

```
big_launcher = create_uge_launcher('big_launcher' ,'qsub -V -b y -cwd-j y -q ae_perf -l
mfree=250G -o uge.log2')
big_launcher.set_jobs(['cpm.write_spice_deck*', 'cpm.run_asim_power_model*'])
big_launcher.launch(1)
```

Note: This is an example when UGE is the clustering software. LSF would require a slightly different syntax.



Using Rollup for CPM

- Currently CPM creating engine is a single worker job
- Rollup techniques may be required in large designs
 - It reduces the node count and more importantly the memory usage.
 - No loss of accuracy.
- Metal Rollup is already available in ev, we need to pass rollup_settings to ExtractView:

```
import ev_utils
ev_rollup =db.create_extract_view( ... ,
rollup_settings=ev_utils.create_rollup_settings(dv,keep_metals=2),...)
```

- Here keep_metals = 2 will keep top 2 layers in design and rollup all other layers
- For MiMCap Design , keep_metals = 5 can be used to retain MiM Cap structure



^{*}For details on rollup technique kindly refer to Rollup Training

Preparing for CPM run

File: scripts/args.py

```
ev rollup args = dict(
  temperature=25,
  tag='ev rollup',
   options=options)
sv grm args = dict(
   options=options,
   sim type='cpm',
  tag='sv grm')
gv args = dict(
   options=options,
  tag='gv',
   cpm nx = 2,
   cpm ny = 2,
```

File: scripts/args.py

```
gv_coupled_args = dict(
  options=options,
  tag='gv_coupled',
  coupled_simulation = True,
  cpm_nx = 2 ,
  cpm_ny = 2 ,
)
```

Turn on coupled CPM generation

For 2x2 CPM



Preparing for CPM run

File: scripts/cpm.py

Top-2 rollup is used here

For Decoupled CPM


For Coupled CPM

```
sv wo pkg = db.create simulation view(ev, package=None, **sv wo pkg args)
av dynamic wo pkg = db.create analysis view(sv wo pkg,
scn no prop vectorless, **av dynamic wo pkg args)
ev rollup = db.create extract view(design view =
dv,rollup settings=ev utils.create rollup settings(dv,keep_metals=2),tech_v
iew=nv, **ev rollup args)
        = db.create simulation view(extract view=ev rollup, **sv grm args)
sv grm
av
db.create_reduced_model_view(simulation_view=sv grm,analysis view =
av dynamic wo pkg, **gv args)
gv coupled
db.create reduced model view(simulation view=sv grm, analysis view =
av dynamic wo pkg, **gv coupled args)
current spice, passive spice = gv.get reduced model in cpm spice()
write to file ('Chip Power Model.sp', current spice)
write to file ('Chip Power Model SubCircuit.sp.inc', passive spice)
write to file ('perform ac.sp', gv.get reduced model perform ac spice())
```



CPM Outputs

Hierarchical Structure of CPM Output File





Command to get the CPM Output files

- GrmView.get_reduced_model_in_cpm_spice()
 - Returns Current Spice and Passive Spice file

```
current_spice, passive_spice = gv.get_reduced_model_in_cpm_spice()
write_to_file('Chip_Power_Model.sp', current_spice)
write_to_file('Chip_Power_Model_SubCircuit.sp.inc', passive_spice)
```

```
.SUBCKT PowerModel p1 p2 p3 p4 p5
+ p6 p7 p8
* Ansys RedHawk-SC Chip Power Model [Accurate RC reduction]
* Model Subcircuit of Die PDN
* Copyright (c) 2002-2020 ANSYS, Inc.
* Pad name : port name : net : port id
           VDD 56
* VDD 56
* VDD 160
           VDD 160 VDD
                                р1
           VDD \overline{3}8 VDD
* VDD 38
* VDD 159
           VDD 159
                      VDD
* VDD 158
            VDD 158
                      VDD
* VDD 157
            VDD 157
* VDD 4
                           p1
* VDD 5
          VDD 5
                  VDD
                           p1
```

Die Power Delivery Network (PDN) Model Subckt

Passive Spice : Chip_Power_Model_SubCircuit.sp.inc



Command to get the CPM Output files

```
.INCLUDE ".Chip Power Model SubCircuit.sp.inc"
                                                                                       PDN subckt included
* Partitioning of flip chip bump pad area - Die Top View
* | (0 Ny) | (1 Ny) | .... | (Nx Ny) |
* | (0 ...) | (1 ...) | .... | (Nx ...) |
* | (0 1) | (1 1) | .... | (Nx 1) |
* -----
* | (0 0) | (1 0) | .... | (Nx 0) |
* Begin Chip Package Protocol --->
                                                                                      CPP Mapping Info
* generated by asim power model
* Start Units
* Length um
* End Units
* VDD 56
              (212.000000 154.789993)
                                               = PAR 0 0 VDD
* VDD 160
               (580.000000 154.789993)
                                               = PAR 0 0 VDD
* VSS 37
          : (166.000000 514.799988)
                                              = PAR 0 0 VSS
* End Chip Package Protocol <---</p>
.subckt adsPowerModel
                                                                                       CPM subckt
+ p1 p2 p3 p4 p5 p6 p7 p8
+ p1 p2 p3 p4 p5 p6 p7 p8
                                                                                       PDN instantiation
+ PowerModel
* CPM Port Name | Average current (A) | Max. magnitude of current | Net voltage *
* p1 0.0483909 0.352188 1.1
* p8 -0.0396821 0.291764 0
* Average power = 0.21358 W.
                                                                                       Current signature
Icursig1 p1 0 pwl(
               0.13978214
+ 0.000000ps
+ 29.999999ps
                0.15121435
+ 59.999998ps
                 0.1353907
+ 90.000001ps
                0.14537421
```

Current Spice : Chip_Power_Model.sp



Command to get the CPM Output files

- <GrmView>.get_get_reduced_model_perform_ac_spice()
 - Returns the perform_ac.spice file


```
gv.get_reduced_model_perform_ac_spice()
```

```
* Calculate impedance(Zin) between nets VDD and VSS
* by the AC analysis of the passive part of the CPM model.
* For use with nspice simulator. Real and imaginary parts of Zin are plotted as function of freq
* For RC grids Rdie(freq) and Cdie(freq) plots also created
.include "Chip Power Model SubCircuit.sp.inc"
Xdie VDD VDD VSS VDD VSS
+ VDD VSS VSS PowerModel
Rlargel VDD 0 1e9
Rlarge2 VSS 0 1e9
Isrc VSS VDD AC 1.0
.ac dec 50 5e7 2.5e9
* Set the frequency you want to calculate impedance at below:
.param freq=50e6
.meas ac real v find vr(VDD, VSS) at=freq
.meas ac imag v find vi(VDD, VSS) at=freq
.meas ac Re Zin param='real v'
.meas ac Im Zin param='imag v'
.option probe post
.probe Im Zin freq=par('vi(VDD, VSS)')
.probe Re Zin freq=par('vr(VDD, VSS)')
.probe Cdie freq=par('-1.0/(2*3.14159265*hertz*vi(VDD, VSS))')
.probe Rdie freq=par('vr(VDD, VSS)')
.end
```

perform ac.sp




Effective RC Parameters from CPM




 $Zin = R_{die} + 1/(j\omega C_{die})$



Cdie, Rdie vs Frequency Curve for Un-Coupled CPM




Cdie, Rdie vs Frequency Curve for Coupled CPM





Analyzing System Response using CPM



Spice Netlist Used:

```
* Calculate impedance(Zin) between nets VDD and VSS
.include "CPM.inc"
Xdie VDD VSS PowerModel

.inc 'redhawk_wrap_0p85v.sp' Package Hookup


Xpkg VDD VSS REDHAWK_PKG

Isrc VDD VSS AC 1.0
.ac dec 50 le6 5e9

.option probe post
.probe Zin_freq=par('sqrt((vi(VDD,VSS)*vi(VDD,VSS))+(vr(VDD,VSS)*vr(VDD,VSS)))')
.probe Im_Zin_freq=par('vi(VDD,VSS)')
.probe Re_Zin_freq=par('vr(VDD,VSS)')
.end
```



Self-Consistency Check for CPM






Additional CPM Configuration Options

Ansys

CPM Port Creation Procedure

Wirebond chip CPM Vdd_1 Vss_1 SPICE Equivalent Circuit N = # of Partitions

Flip Chip Partitions



Arguments to pass in create_reduced_model_view cpm_nx = <num_x_partitions>, cpm_ny = <num_y_partitions>




CPM Port Grouping - User Configurable via 6th Column in Ploc file

- Enables package and board designers to divide and customize a CPM for multiple individual system simulations
- Each targeting a specific operating mode or area of the chip
- Current signature is captured for each user-defined group
- Useful for examining impact of different blocks of the chip and their combined activity for DvD/EMI debug

```
#source name #loc_x #loc_y #layer name #P
DVDD1 10 5 METAL6 POWER GROUP_POWER_1
DVDD2 15 5 METAL6 POWER GROUP_POWER_1
DVDD3 10 5 METAL6 POWER POWER_2
DVDD4 15 10 METAL6 POWER POWER_3
DVSS1 10 15 METAL6 GROUND GROUP_GROUND_1
DVSS2 15 15 METAL6 GROUND GROUP_GROUND_1
DVSS3 10 5 METAL6 GROUND GROUND_2
DVSS4 5 5 METAL6 GROUND GROUND_3
```

6th Column in Ploc file specifies the group

Group definition



User-configurable CPM

```
l_group1_cursig p1 p2 pwl(
+ 0.000000ps 0.181292
....
+)
l_group2_cursig p1 p2 pwl(
+ 0.000000ps 0.181292
...
+,
l_others_cursig p1 p2 pwl(
+ 0.000000ps 0.155827
...
+)
```



CPM Port Grouping

To enable Power/Ground bump grouping on different layers and regions

```
Synatx of <group_cfg_file> :
CPM_Port_Grouping {
#region_name layer nx ny llx lly urx ury_in_um
....
}
Passec
```

```
Example:

CPM_Port_Grouping {

#region_name layer nx ny llx lly urx ury_in_um

DIE1_G PMO 20 20 3000.00 -4700.00 10000.00 4800.00

DIE2_G PMO 30 30 3000.00 -16100.00 10000.00 -6400.00

BGA_G UBM 20 40 -2500.00 -30000.00 15000.00 5000.00

}
```

Passed via cpm_port_grouping_file argument in create_reduced_model_view



Available Options In CPM Creation

Arguments	Description
cpm_cdie	Connects all ports of same net together to obtain a single-port solution to obtain the equivalent Cdie and Rdie value for chip.
cpm_plocname	Specifies the use of pad/group names for CPM port names.
cpm_parasitics	Generates only the passive part of the CPM
cpm_noglobal_gnd	Specifies the type of parasitic modeling in CPM without Spice Node 0
cpm_probes	Expose user named probes as external ports
cpm_nx	No of port groups along x direction
cpm_ny	No of port groups along y direction



^{*}For more details, refer to help(SeaScapeDB.create_reduced_model_view)

CPM options file

The Range of Frequency domain analysis by default starts from 10MHz to 2.5e+09
Hz, using Adaptive Frequency Sweep. If a design needs 10 GHz behavior the default
can be changed using options file which can be passed to RHSC using argument
cpm_options_file

```
# specifies the lowest frequency when using log grid default is 10MHz fmin=1e3
```

specifies the highest frequency for AC simulation default is 2.5GHz fmax=10.0e9



