# In-rush Analysis For Power Gated Designs

RedHawk-SC Modular Training Series

Version: RedHawk-SC 2020\_R3



# Prerequisites for the training

No	Training Program	Expectations – Must Know
1	RedHawk-SC Quick Start Training	Reading in input data and performing data integrity checks
2	RedHawk-SC Dynamic Analysis Training	Doing a dynamic analysis



# Training Agenda


- Power Gating Theory
- Input Data Requirement
- Inrush Analysis Flow In Redhawk SC
- Training Labs



# **Power Gating Theory** Ansys

# Controlling Leakage Power

- Next generation chips in 7nm and
   5nm
  - > 50 % of total power goes to leakage
- Cell phone battery life
  - Standby power cannot exceed 5% of full operational power
- Product's competitiveness depends on its ability to control leakage




Kim et al, "Leakage Current: Moore's Law Meets Static Power," *IEEE Transactions on Computers*, Vol. 36, No. 12, December 2003, pp. 68-77



# **Different Switch Architectures**


### **Power Gating Switch Models**





# Different Switch Implementation Methods

### **Full-chip Implementation**






# **Different Switch Operating States**

Mode	Comment
OFF	When block is inactive
ON	When block is functional
Powerup	When block is transitioning from inactive to functional state
Powerdown	When block is transitioning from functional state to inactive state




# Challenges in Power Gated Designs


- High surge of current to charge/ discharge the internal capacitors during powerup
- This can cause huge voltage drop on neighboring "always on" blocks
- Peak current flowing through the switches should be within limits





Daisy chain structure for switch enable helps reducing rush current









 Rush current can be reduced by increasing the delay between switches

 Increasing the delay will also cause an increase in block wake-up time








 Rush current can be reduced by reducing the number of switches


- But this will increase the current flow through individual switches
- Also increases the ON state power grid resistance
- Increases the wake-up time





 High rush current can cause oscillations in the power ground network due to fast turn ON (L di/dt)








- Power switches add more resistance in the power grid
- Increase in static/dynamic voltage drop in ON state analysis
- Drop increases if you reduce the number of switches
- Hot spot regions will require more switches

Can we increase the number of switches to reduce the ON state drop?


- Increase in area
- More off state leakage current
- High rush current



 Alternate switch architecture to reduce rush current and ON state voltage drop



 Switch placement can be improved to optimize the ON state drop







If VDD2 ramps up faster than VDD1,
 OUT0 can stay at a level above threshold voltage for more time.

 There could be high crowbar current in the receiver cell

More significant when wakeup time is more

 Need to analyse the voltage differential analysis on driver receiver pair







# **Input Data Requirements Ansys**

# Input Requirements

- LibertyView
  - APL Switch Model Files (PWL or 3D models mandatory!)
  - APL PWCAPs (For offstate voltage calculation)
- ScenarioView
  - LSO for switch control pins
    - User can apply LSO per switch or LSO at starting switch of daisy chain
  - External currents dumped from rampup AnalysisView



## Inputs: Switch Model File

- 3D PWL Switch Model
  - 'MD\_PWL 1' in APL Config

```
SWITCH CELL SWITCH CELL {
   VDD number 1
   VDD 0.855 {
        SWITCH TYPE: HEADER
                                Switch Type and Supply Pins
        EXT PIN: VDD
        INT PIN: VDD INT
        CTRL PIN: CNTL IN1 R F
                                 Control Pin Definitions
        CTRL_PIN: CNTL_IN2 R F
        ON:
                R 9.77091
                I 2.60504e-08
                                 On State Characteristics
                C 5.03316e-14
                IDSAT 0.0487684
        OFF:
                C 4.81777e-14
        PWL CURRENT: 3
                            Indices for PWL
V VDD VDD INT 12
0 0.0777273 0.155455 0.233182 0.310909 0.388636 0.466364 0.544091 0.621818 0.699545 0.777273 0.855
V VDD CNTL IN1 12
0.00777273\ 0.155455\ 0.233182\ 0.310909\ 0.388636\ 0.466364\ 0.544091\ 0.621818\ 0.699545\ 0.777273\ 0.855
V VDD CNTL IN2 12
0 0.0777273 0.155455 0.233182 0.310909 0.388636 0.466364 0.544091 0.621818 0.699545 0.777273 0.855
 VDD VDD INT 1728
1.903833e-05 1.905088e-05 1.914668e-05 1.981026e-05
2.296024e-05 2.945799e-05 1.294351e-07 3.482081e-08
                                                         PWL Table
7.343266e-09 2.770282e-09 2.169771e-09 2.097137e-09
1.903966e-05 1.905222e-05 1.914801e-05 1.981157e-05
2.296150e-05 2.945912e-05 1.294549e-07 3.484252e-08
```



# Inputs: APL PieceWiseCap ( PWCAP ) File

```
Info: Reading pwlcap file- APLPWCAP file path
Info: cell= cell1
Info:
           arc= vdd vss, vdd= 0.092 V, cap= 0.00726232 pf, res= 9.99394 ohm, leak= 3.22242e-05 uA
Info:
           arc= vdd vss, vdd= 0.552 V, cap= 0.0106247 pf, res= 7543.39 ohm, leak= 2.33147e-05 uA
           arc= vdd vss, vdd= 1.012 V, cap= 0.0157762 pf, res= 100.911 ohm, leak= 0.00064071 uA
Info:
Info: cell= cell2
Info:
           arc= vdd vss, vdd= 0.092 V, cap= 0.00836681 pf, res= 9.91009 ohm, leak= 1e-06 uA
           arc= vdd vss, vdd= 0.552 V, cap= 0.0151231 pf, res= 1045.85 ohm, leak= 0.000172584 uA
Info:
           arc= vdd vss, vdd= 1.012 V, cap= 0.0159112 pf, res= 97.2904 ohm, leak= 0.00259348 uA
Info:
Info: cell= cell3
Info:
           arc= vdd vss, vdd= 0.092 V, cap= 0.00730174 pf, res= 9.96193 ohm, leak= 3.20161e-05 uA
           arc= vdd vss, vdd= 0.552 V, cap= 0.0103328 pf, res= 7657.04 ohm, leak= 2.38143e-05 uA
Info:
Info:
           arc= vdd vss, vdd= 1.012 V, cap= 0.0162181 pf, res= 107.194 ohm, leak= 0.000703104 uA
```

• Information used: Max C, Avg R, Offstate Leakage



# Inputs: LibertyView

### Use the following template to specify the file pointers

### Above pointers passed using the following API


```
lv = db.create_liberty_view( ...,
   apl_files = apl_files,
   apl_switch_file_names = switch_files)
```



## Inputs: Logic Signal Override

- LSO is used to assign timing at the power gate control pins
- Rising or falling control signal at head of chain
- RHSC propagation downstream

Also possible to control per power gate



```
# version statement is mandatory
version = 1.0
# Set the time unit
time unit = 1.0e-09
# Each entry is in the following format
# @ip <inst name>/<pin name> {
     (t1, logic at t1),
     (t2, logic at t12,
     (t1, logic at t1),
     (tn, logic at t1n,
# Specify a logic rise at the head of switch chain 1 ,
# Starting at 10 ns with a slew of 40 ps
@ip head sw 1/ctrl in {
    (0.0, 0),
    (10.0, 0),
    (10.04, 1)
# Specify a logic fall at the head of switch chain 2,
# Starting at 15 ns with a slew of 100 ps
@ip head sw 2/ctrl in {
    (0.0, 1)
    (15.0, 1),
    (15.1, 0)
```



# Helpful Functions: Logic Signal Override

The following RedHawk-SC API's will be useful while creating the LSO

```
# Returns a dict of { Net : List of Instances }
>>> power_gate_instances = dv.get_power_gate_instances()
```

```
# Returns a dict of { Net : List of Instance, Pin tuples }
>>> power_gate_instance_pins = dv.get_power_gate_instance_pins()
```

```
# Check power gate annotation in TimingView
>>> tv.get_tw_attributes( switch_instance )
```

Scripts are available for

Generating an LSO from a TimingView (get\_lso\_from\_tv)



# Inrush Analysis Flow In Redhawk SC




# How the Flow Works in RHSC

- Principle of superposition
- Requires (at least) 3 sets of ScenarioViews and AnalysisViews
  - For characterizing each rampup block
  - To read in the characterized currents
  - To provide activity on the always-on domain
- AnalysisComboView feature
  - User can 'overlay' the rampup AV over the baseline AV
  - Analyze the impact of rampup on this baseline AV




# **Principle of Superposition**

The total current in any part of a linear circuit equals the algebraic sum of the currents produced by each source individually.





# In-rush flow overview






# Flow Step 1: Characterizing Rampup Blocks

- Rampup on one power gated block, quiet everywhere else
- Save the power gate currents to a file
- Repeat for each rampup block

 Views can be used for rampup time, total power gate currents, switch turn-on heatmaps






# Flow Step 2: Creating External ScenarioView and AnalysisView

- Read in the characterized currents file from step 1
- Create ScenarioView and AnalysisView
- Very fast intermediate step

 These views can be queried for IR heatmaps – instance IR, node IR etc.






# Flow Step 3a: Analysis For Always-On Activity Blocks

- Regular RHSC ScenarioView and AnalysisView
  - Can be vector-based, vectorless, or any combination
- Previously characterized rampup blocks in off state

 Gives IR drop, heatmaps, voltages stats etc when rampup is not considered






# Flow Step 3b: Creating Combined Results In AnalysisComboView

- Overlay the rampup currents on base AnalysisView
- Can be inserted with separate offset per rampup AnalysisView


 Gives IR drop, heatmaps, voltages stats etc when rampup is considered







# Training Testcase (Galaxy) Overview



Galaxy Testcase Details		
Instance count	1.2M	
Node count	5M	
Domains	1 Always-ON VDD domain 1 Power-gated VDD domain 1 GND domain	
#Memories	8	
Tech Node	45nm	
#Layers	10	

Power Gated Block

### **Acknowledgements**:




Galaxy Testcase is created using Silvaco 45nm FreePDK libraries through Si2 OpenAccess Program



# Getting Familiar with Training Lab Scripts

### **Lab Instructions:**

- Download the Galaxy\_Training.tar.gz Training Bundle
- Move to Modular\_Training/08\_InRush\_Analysis directory





# Getting Familiar with Training Lab Scripts

File: run.py

```
include('../scripts/run_inrush_analysis.py')
```

Single command file that will invoke all steps

File: ../scripts/run\_inrush\_analysis.py

```
include('setup_env.py')
include('create_base_views.py')
include('inrush_analysis.py')
```

Script runs everything from scratch and completes inrush analysis



# / Setting up the environment

### File: scripts/setup\_env.py

```
import pprint
open scheduler window()
11 = create local launcher('local')
register default launcher(ll, min num workers=10)
design data path = '../../design data/'
db = gp.open db('db')
# Auto-load view tags from an existing db
# Needed only for incremental(jump-start) runs
gp.populate_view_tags()
include('args.py')
```

Setup for auto launching workers; here local launcher used

Set design\_data\_path variable to central design data path area

Set the DB location settings using the open\_db command

Auto view-tag loading for incremental (jump-start) runs

Set the arguments for various view creation commands in args.py



# 9

# Specifying modules, arguments, settings

### File: scripts/args.py

```
import package

include('./input_files.py')

options = get_default_options()

focus_pg_nets = ['VDD', 'VSS']

voltage_levels = {'VDD':1.1, 'VSS':0.0}
```

Import required Python modules

Include all design input file pointers

Include all tool options , analysis settings , etc



# Specifying input files and settings

### File: scripts/input\_files.py

```
def_files = [
design_data_path + '/defs/Galaxy.def'
......
]
lef_files = [
design_data_path + '/lefs/switch_cell.lef',
......
]
```

### File: scripts/args.py

```
dv0_args = dict(
    def_files=def_files,
    lef_files=lef_files,
    focus_pg_nets=focus_pg_nets,
    top_cell_name='Galaxy',
    tag='dv0',
    options=options)
```

# Setup arguments for view creation commands in args.py

Specify all the design files in input\_files.py

### File: scripts/create\_base\_views.py

```
dv0 = db.create_design_view(tech_view=nv,
lib_views=lv, **dv0_args)
```

Call the arguments in view creation commands





### Launching RedHawk-SC - Get started with your labs

- Batch mode execution example:
  - <path\_to\_rhsc\_installation>/bin/redhawk\_sc run.py
- Interactive mode execution example:
  - <path\_to\_rhsc\_installation>/bin/redhawk\_sc -i
  - It needs an exit() command in script or entered manually to exit the Python shell
- Connecting to a live RedHawk-SC run:
  - RedHawk-SC allows querying of data/results from an active session, by remotely attaching to the session
  - Multiple users can attach to the same session from multiple machines for querying/viewing results
  - <path\_to\_rhsc\_installation>/bin/redhawk\_sc -r <gp\_dir>
- Execution Log Files:
  - All RHSC log files reside by default in gp<> folder
    - If the run is fired in the same directory, tool will create gp.1, gp2 incrementally
    - 'latest.gp' link will point to the most recent gp directory
  - Main log file for RedHawk-SC would be <gp\_directory>/run.log file.



### **Characterizing Rampup Blocks: Syntax**

### Step1: Create a quiet ScenarioView using LSO files

```
activity_level = [{ 'block_name' : '*', activity : 0.0 }]
clock_activity = { '*' : 0.0 }

scn_quiet = db.create_scenario_view(..., tv = tv, lso_files = <pointer_to_lso_file>),
activity_level =
activity_level, clock_source_toggle_rates = clock_activity, scenario_type =
'RampUp')
```

### Step 2: Create the Analysis View using this Scenario View and write out the power gate currents

```
av_ru_quiet = db.create_analysis_view(..., scenario_views = scn_quiet, ramp_up_nets =
[Net('<block_internal_net>')], keep_stats_level = KeepStats('Low', pin_voltages =
True, power_gate_currents = True))

write_power_gate_currents(av_char, '<block_name>.power_gate_currents',
[Net('<block_internal_net>')])
```





### **Characterized Currents File**

```
$version = 1.0
$time_unit = 1.0
@ip core3/inst_sw_S2_374/VDD { (0.0, 0.0) (1.000000013351432e-10, -7.5883581303060055e-06)
@ip core3/inst_sw_S2_1118/VDD { (0.0, 0.0) (1.000000013351432e-10, -8.452137080894317e-06)
@ip core3/inst_sw_S1_305/VDD { (0.0, 0.0) (1.000000013351432e-10, -6.934619705134537e-06)
@ip core3/inst_sw_S2_567/VDD { (0.0, 0.0) (1.000000013351432e-10, -7.131689471862046e-06)
@ip core3/inst_sw_S1_341/VDD { (0.0, 0.0) (1.000000013351432e-10, -7.293232556548901e-06)
@ip core3/inst_sw_S2_361/VDD { (0.0, 0.0) (1.000000013351432e-10, -5.945327302470105e-06)
@ip core3/inst_sw_S2_52/VDD { (0.0, 0.0) (1.000000013351432e-10, -3.896009275194956e-06) (0.0) (0.0) (0.00000013351432e-10, -3.2160430691874353e-06)
@ip core3/inst_sw_S2_171/VDD { (0.0, 0.0) (1.000000013351432e-10, -7.787599315633997e-06)
@ip core3/inst_sw_S1_321/VDD { (0.0, 0.0) (1.000000013351432e-10, -6.743534413544694e-06)
```

Current LSO for each power gate



### External ScenarioView and AnalysisView: Syntax

### Step 1: Create a pointer to the characterized currents file

```
current_source_files = [<block_name> + '.power_gate_currents']
```

### Step 2: Import these into an 'External' ScenarioView

```
scn_ru = db.create_scenario_view(design_view = dv, current_source_files =
current_source_files, scenario_type = 'External', tag = 'scn_ru', voltage_levels =
voltage_levels, options = options)
```

### Step 3: Create an AnalysisView using this ScenarioView

```
av_ru = db.create_analysis_view(..., scenario_views = scn_ru, off_state_nets =
[Net('<block_internal_net>')], keep_stats_level = 'Full', time_step = <t_step_ru>,
duration = <t_sim_ru>)
```



### Aways-On Activity & AnalysisComboView: Syntax

### Step 1: Create a ScenarioView and AnalysisView to use as the base view

scn\_always\_on > A RHSC scenario of any type (regular, NPV etc.) with activity
on always-on instances, macros etc. May have a mix of vectorless and
vector-based activity.

```
av_always_on = db.create_analysis_view(..., scenario_views = scn_always_on, off_state_nets
= [Net('<block_internal_net>')], keep_stats_level = 'Full', time_step = <t_step_ru>,
duration = <t_sim_ru>)
```

### Step 2: Create the AnalysisComboView using the above AnalysisView

- The arguments for create\_analysis\_combo\_view are:
  - 1. The base AnalysisView object (av\_always\_on)
  - 2. A list of rampup AnalysisViews ([av\_ru])
  - 3. A list of offsets for each rampup AnalysisView ([10.0e-9])
  - 4. A tag representing the view name

```
av_combo = db.create_analysis_combo_view(av_always_on, [av_ru], [10.0e-09], tag =
'av_combo_1')
```




# Rampup-specific Reporting

- Heatmaps, IR drop impact, Package effects
  - Requires AnalysisComboView (or external ScenarioView/AnalysisView)
- In-built APIs for many common in-rush related plots and metrics
  - Off-state voltage
  - In-rush currents (per switch and total)
  - Rampup voltage waveforms
  - Switch turn-on times
  - All available from characterization ScenarioView and AnalysisView
- Scripts for differential voltage report, worst rampup switch analysis




# Always-On Node Voltage heatmap






### Rampup AnalysisView Node voltage heatmap





# AnalysisCombo View Heatmaps



• AnalysisCombo view generated using the principal of superposition .



### Rampup Heatmaps Code Snippet

Generating the rampup time heatmaps

### Option 1: 10% to 90% transition heatmap


### Option 2: Absolute Switch Turn-on Time heatmap




### Rampup Time Checks Using Heatmaps

- Rampup Time -> Time for internal pin voltage to change from 10% to 90%
  - Adjusted for off-state voltage

- Red regions have longer rampup times
  - Switch distribution issue?
  - Grid weakness?
  - Differential Voltage problems?









### Absolute switch turn-on time Heatmaps

 Metric used: Time at which internal pin voltage reaches 90% of nominal

- Verify accuracy of switch control signal propagation
- Identify switches that do not ramp up








# In-Rush Currents Per Domain


```
>>> av_ru_quiet.get_total_power_gate_currents().keys()
[Net('core3/VDD_INT')]
>>> plot(av_ru_quiet.get_total_power_gate_currents()[Net('core3/VDD_INT')])
```





# Rampup Voltage

```
av_ru_quiet.get_voltage(sw_inst, Pin('<internal_pin>'))
>>>first_sw_wfm = av_ru_quiet.get_voltage(Instance('core3/inst_sw_S1_0') , Pin('VDD_INT'))
>>>last_sw_wfm = av_ru_quiet.get_voltage(Instance('core3/inst_sw_S1_1319'), Pin('VDD_INT'))
>>>plot([first_sw_wfm , last_sw_wfm])
```






# **Effects on Neighbouring Instances**

### near\_inst is an instance on the always-on domain close to the rampup block

- av always on.get voltage(near inst, Pin(<supply pin>))
- av\_combo.get\_voltage(near\_inst, Pin(<supply\_pin>))

```
>>> base_wfm = av_ru_always_on.get_voltage(Instance("core0.regfile_data_memory.DFF_X1_740"),Pin('VDD'))
>>> combo_wfm = av_combo_1.get_voltage(Instance("core0.regfile_data_memory.DFF_X1_740"),Pin('VDD'))
>>> plot([base_wfm,combo_wfm] , labels = ['Base view' , 'Combo view'])
```






# Effect of Changing the LSO

- Adjust the LSO timings to create different rampup scenarios
  - Possible to directly provide LSO per switch

- What happens if
  - All my switches are turned on at once? (shown here)
  - Per switch delay is modified?
  - A few switches are not turned on?





# Differential Voltage Report

- Find regions where receiver ramps up before driver
  - Crowbar currents

```
Receiver switch
 Differential Voltage Report for Net('core3/VDD INT')
 <DriverSwitch> <ReceiverSwitch> <DifferentialVoltage>
   <DriverInst1> <ReceiverInst1>
 - <DriverInst2> <ReceiverInst2>
- core3/HFSINV 792 1928
core3/regfile program memory.MUX2 X1 3678
- core3/HFSINV 792 1928
core3/regfile program memory.MUX2 X1 3680
- core3/HFSINV 846 2579
core3/regfile program memory.MUX2 X1 2693
                                                           0
core3/inst sw S1 977 core3/inst sw S2 754 1.207
- core3/ZBUF 2 inst 25980 core3/ZBUF 17 inst 19280
                                                                                       time (sec)
```

1.2



Driver switch

### Differential Voltage Report Code Snippet

 Use help(rampup\_get\_differential\_report.dump\_differential\_voltage\_report) for a list of all arguments

```
rampup_get_differential_report.dump_differential_voltage_report(
    filename = '<net_name>_differential_voltage.rpt',
    av = av_char,
    internal_net = Net('<internal_net>'))
```

Generating the differential voltage report



# Sanity Checks for Rampup

- Verify the APLSW model using IV curves
- Verify switch control signal propagation
  - Sense of the LSO
  - Check logic signal at random switches
  - Check switch turn-on heatmap for white spots
- Verify accurate off-state voltage calculation
  - Leakage comes from pwcap
  - Find voltage in off-state IV curve to meet leakage



# Sanity Checks: Offstate Voltage Calculation Code Snippet

```
av_char.get_quiet_state(Net('<internal_net>')]))
# Returns a dict with the following keys
# 'status' : 0 if successful
# 'dc_state' : calculated off state voltage
# 'leakage' : leakage current used for calculation
```


```
>>> av_ru_quiet.get_quiet_state(Net('core3/VDD_INT'))
{'status': 0, 'dc_state': 0.0, 'leakage': 0}
```

Checking offstate voltage



# Sanity Checks: IV Curve Visualization Code Snippet

```
>>> from design_utils import get_power_gate_iv_curves
>>> get_power_gate_iv_curves(<DesignView>, Cell(<switch_cell_name>))
```







# **Ansys**