# Programmierbare Logik Laborbericht

Wintersemester 2018/2019

# Gruppe:

Baga, Oleksandra (Matr.-Nr. 849852) Dupke, Marvin (Matr.-Nr. 852916)

Dozent: Prof. Dr.-Ing. Peter Gregorius

10. Oktober 2018

# Inhaltsverzeichnis

	Vorbereitung und Wiederholung  1.1 Minimierung I - DMF und KMF							
2 Laboraufgaben: 1. Basiskomponenten								
	2.1	Einfaches Register	4					
		PIPO, SISO, PISO, SIPO						
	2.3	4-Bit Universalregister	14					
		Arithmetik						
		Siebensegmentanzeige						

# 1 Vorbereitung und Wiederholung

## 1.1 Minimierung I - DMF und KMF


Gegeben ist die Wahrheitstabelle rechts.

- a) Entwickeln Sie ein Blockschaltbild zur Umsetzung der Funktion. Zu verwenden ist reine Kombinatorik! Zur Hilfestellung nutzen Sie die gegebene Wahrheitstabelle und/oder das Karnaugh-Diagramm.
- b) Geben Sie für den Ausgang f eine Boolesche Funktion an.
- c) Entwickeln Sie in VHDL ein **Verhaltensmodell** zur Umsetzung der Funktion.
- d) Entwickeln Sie eine Testumgebung für die Funktion in VHDL.

$(i)_{10}$	$  \mathbf{x}  $	y	$\mathbf{z}$	v	f
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	1

a:

∑ z v							
XY	00	01		10			
00	0	0	1	1			
01	1	1	1	0			
11	1	0	1	0			
10	0	0	1	1			



b:

$$f_{dmf} = (y \land \neg z \land \neg v) \lor (\neg x \land y \land \neg z) \lor (z \land v) \lor (\neg y \land z) =$$
(1)

$$= ((y \land \neg z) \land (\neg v \lor \neg x)) \land (z \land (v \lor \neg y))$$
(2)

$$f_{kmf} = (y \wedge z) \vee (\neg x \wedge z \wedge \neg v) \vee (\neg y \wedge \neg z \wedge v) \tag{3}$$

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY COMB_logic_4 IS
PORT( x: IN std_logic;
                  y: IN std logic;
                  z: IN std logic;
                  v: IN std logic;
                  f: OUT std_logic
          ) ;
END COMB logic 4;
ARCHITECTURE behave OF COMB logic 4 IS
BEGIN
                  f \ <= \ (\,z \ \text{ AND NOT } \,y\,) \ \text{ or }
                             (z and v) or
                             (y and not x and not z) or
                             (not z and y and not v);
END behave;
```

d:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY CL4Testbench IS
END CL4Testbench;
ARCHITECTURE TBbehav OF CL4Testbench IS
  COMPONENT COMB logic 4 IS
    PORT( x: IN std logic;
                   y: IN std_logic;
                   z: IN std_logic;
                   v: IN std logic;
                   f: OUT std_logic
END COMPONENT;
SIGNAL x_s, y_s, f_s, z_s, v_s \colon std\_logic;
BEGIN
  \label{eq:compToTest:COMB_logic_4 PORT MAP (x_s, y_s, z_s, v_s, f_s);} \\
 v\_s <=
                             '0' after Ons,
                             '1' after 10ns,
                             '0' after 20ns,
                             '1' after 30ns,
                             '0' after 40ns,
                             '1' after 50ns,
                             '0' after 60ns,
'1' after 70ns,
                             ^{\prime}0^{\,\prime} after 80\,\mathrm{ns}\,,
                            '1' after 90ns,
                            '0' after 100ns,
                            '1' after 110ns,
                             '0' after 120ns,
                             '1' after 130ns,
'0' after 140ns,
```

```
'1' after 150ns;
 z s <=
                            '0' after Ons,
                            '1' after 20ns,
                            '0' after 40 \, \mathrm{ns},
                            '1'
                               after 60ns,
                            '0' after 80ns,
                            '1' after 100ns,
                            '0' after 120ns,
                                after 140 ns;
 y_s <=
                            '0' after Ons,
                               after 40ns,
                            '0' after 80ns,
                            '1' after 120ns;
 x_s <=
                            '0' after Ons,
                            '1' after 80ns;
END TBbehav;
```

## 2 Laboraufgaben: 1. Basiskomponenten

#### 2.1 Einfaches Register

In Abbildung 4.1 ist ein einfaches 1-Bit-Register dargestellt. Die zusätzliche Kombinatorik erlaubt die Funktion des 1-Bit-Registers zu steuern. Der High-Aktive Ladeeingang LD gibt den Dateneingang  $D_0$  frei. Mit der steigenden Flanke des Taktes CKL wird das Datenbit in das MS-D-FF übernommen. Der High-Aktive und asynchrone Rücksetzeingang erzeugt am Ausgang des Registers eine  $Q_p = 0_b$ .





Abbildung 4.1.: Schaltbild (links) und Symbol (rechts) eines 1-Bit-Registers

- ▶ Entwickeln Sie ein Verhaltensmodell in VHDL. Überprüfen Sie die Funktion mittels Simulation mit ModelSim.
- ▶ Entwickeln Sie auf Basis des Registers ein generische n-Bit Register.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
ENTITY one bit reg IS
PORT ( D : IN STD LOGIC;
        LD: IN STD LOGIC;
       CLK: IN STD LOGIC;
        CLR: IN STD LOGIC;
       QD, nQD : OUT STD LOGIC
      );
END one_bit_reg;
-- D-FlipFlop reacts only on rising clock edge
ARCHITECTURE Behav OF one bit reg IS
BEGIN
-- Using rising edge instead of clock 'event to avoid unexpected trigger in
   \operatorname{std}\_\operatorname{logic}
-- This function returns a value "TRUE" only when the present value is '1' and
    the last value is '0'.
 - If the past value is something like 'Z', 'U' etc. then it will return a "
   FALSE"
PROCESS (CLK, CLR, LD) — Sensivity list
BEGIN
        IF (rising edge(CLK) AND (LD = '1') AND (CLR = '0')) THEN
                QD \leq D;
                nQD \le NOT D;
        ELSIF (CLR'event AND CLR = '1') THEN
                QD \ll 0;
                nQD \le NOT D;
        END IF;
END PROCESS;
END Behav;
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY to one bit reg IS
END tb one bit reg;
ARCHITECTURE testbench OF to one bit reg IS
-- D-FLIPFLOP
COMPONENT one_bit_reg
PORT ( D : IN STD LOGIC;
        LD: In STD LOGIC;
       CLK: IN STD LOGIC;
        CLR: IN STD LOGIC;
       QD, nQD : OUT STD LOGIC
END COMPONENT;
 - define input stimul signal
SIGNAL s D : STD LOGIC := 0;
SIGNAL s LD : STD LOGIC := '0';
SIGNAL s clk : STD LOGIC := '0';
SIGNAL s clr : STD LOGIC := '0';
SIGNAL s QD, s nQD : STD LOGIC;
BEGIN
dut: ENTITY work.one bit reg
```

```
PORT MAP (
     D \Rightarrow s D,
     LD \implies s\_LD\,,
     CLK \implies s\_clk \; ,
     CLR \Rightarrow s clr,
     QD \Rightarrow s QD,
     nQD => s_nQD
);
-- common processes in the separate process
data stimul: PROCESS
BEGIN
    END PROCESS;
clock_stimul: PROCESS
     s\_clk <= \ \ '0 \ '; \ WAIT \ FOR \ 16 \ ns \, ;
     s clk <= '1'; WAIT FOR 24 ns;
END PROCESS;
enable_stimul: PROCESS
BEGIN
    s LD \le 0; WAIT FOR 32 ns;
    s\_LD <= \ \ '1 \ '; \ \ WAIT \ FOR \ \ 48 \ \ ns \ ;
END PROCESS;
{\tt clear\_stimul:\ PROCESS}
BEGIN
     s \ clr <= \ '0'; WAIT FOR 74 ns;
     s clr \ll '1'; WAIT FOR 96 ns;
END PROCESS;
END testbench;
```



#### 2.2 PIPO, SISO, PISO, SIPO

Entwickeln Sie als Basiskomponenten folgende Register:

- Parallel-in / Parallel-out, PIPO
- Parallel-in / Serial-out, PISO
- Serial-in / Parallel-out, SIPO
- Serial-in / Serial-out, SISO

\_\_\_\_\_\_

Parallel-in / Parallel-out, PIPO


```
library IEEE;
use IEEE.STD LOGIC 1164. all;
-- For parallel in parallel out shift registers
-- all data bits appear on the parallel outputs immediately
--following the simultaneous entry of the data bits.
entity shift pipo is
     port (
         clk : in STD LOGIC;
         reset : in STD LOGIC;
         enable : in STD LOGIC;
         din : in STD LOGIC VECTOR(3 downto 0);
         dout : out STD LOGIC VECTOR(3 downto 0)
end shift pipo;
architecture Behav of shift pipo is
begin
    pipo: process (clk, reset, enable) is
    begin
        if (reset = '1') then
            dout <= "0000";
        - shifting and output all bits
        elsif (rising edge(clk) AND enable = '0') then
          dout(3 downto 1) \le dout(2 downto 0);
          dout(0) <= '0';
        -- loading into internal register
        elsif (rising edge(clk) and enable = '1') then
            dout <= din;
        end if;
    end process pipo;
end Behav;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY to shift pipo IS
END tb shift pipo;
ARCHITECTURE testbench OF to shift pipo IS
COMPONENT shift_pipo is
     port (
          clk : in STD LOGIC;
          reset : in STD LOGIC;
          enable : in STD LOGIC;
          din : in STD LOGIC VECTOR(3 downto 0);
          dout : out STD LOGIC VECTOR(3 downto 0)
END COMPONENT;

    define input stimul signal

SIGNAL \ s\_clk : STD\_LOGIC := '0';
SIGNAL s reset : STD LOGIC := '0';
SIGNAL s_enable : STD_LOGIC := '0';
SIGNAl \ s\_din \ : \ STD\_LOGIC\_VECTOR(3 \ downto \ 0) \ := \ "0000";
SIGNAl s_dout : STD_LOGIC_VECTOR(3 downto 0) := "0000";
```

```
BEGIN
dut: ENTITY work.shift_pipo
PORT MAP (
      clk => s_clk,
      reset \implies s\_reset,
      enable \implies s\_enable,
      \dim \Rightarrow \operatorname{s} \dim,
      dout \implies s dout
);
-- common processes in the separate process
data stimul: PROCESS
BEGIN
     s_{din} \le "1111"; WAIT FOR 120 ns;
     s^- \, din \, <= \, "0011"; \ WAIT \ FOR \ 30 \ ns \, ;
END PROCESS;
clock stimul: PROCESS
BEGIN
     s\_clk \ <= \ '1'; \ WAIT \ FOR \ 10 \ ns;
     s clk <= '0'; WAIT FOR 10 ns;
END PROCESS;
enable_stimul: PROCESS
BEGIN
     s\_enable <= \ '1'; \ WAIT FOR \ 20 \ ns;
     s enable <= '0'; WAIT FOR 80 ns;
END PROCESS;
\verb|reset_stimul: PROCESS| \\
     s_reset <= '0'; WAIT FOR 90 ns;
     s reset <= '1'; WAIT FOR 10 ns;
END PROCESS;
END testbench;
```



## Parallel-in / Serial-out, PISO

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;


-- For parallel in ? parallel out shift registers
-- all data bits appear on the parallel outputs immediately
--following the simultaneous entry of the data bits.

entity shift_piso is
    port(
        clk : in STD_LOGIC;
        reset : in STD_LOGIC;
```

```
enable : in STD LOGIC;
         din : in STD LOGIC VECTOR(3 downto 0);
         dout : out STD LOGIC
end shift_piso;
architecture Behav of shift_piso is
begin
    piso: process (clk, reset, enable) is
    variable s : std_logic_vector(3 downto 0) := "0000";
    begin
        if (reset = '1') then
            s := "0000";
        — shifting and output the msb
        elsif (rising edge(clk) and enable = '0') then
            dout \ll s(3);
            s := s(2 \text{ downto } 0) \& '0';
        - loading into internal register
        elsif (rising edge(clk) and enable = '1') then
           s := din;
        end if;
    end process piso;
end Behav;
LIBRARY ieee;
```

```
USE ieee.std logic 1164.all;
ENTITY to shift piso IS
END tb_shift_piso;
ARCHITECTURE testbench OF to shift piso IS
COMPONENT shift piso is
     port (
          clk : in STD LOGIC;
          reset : in STD LOGIC;
          enable : in STD LOGIC;
          din : in STD LOGIC VECTOR(3 downto 0);
          dout : out STD LOGIC
          );
END COMPONENT;
-- define input stimul signal
SIGNAL s clk : STD LOGIC := '0';
SIGNAL s_reset : STD_LOGIC := '0';
SIGNAL s_enable : STD_LOGIC := '0';
SIGNAl s_din : STD_LOGIC_VECTOR(3 downto 0) := "0000";
SIGNAl s dout : STD LOGIC := '0';
BEGIN
dut: ENTITY work.shift piso
PORT MAP (
     clk => s_clk,
     reset => s_reset
     enable => s_enable,
     \mathrm{din} \; \Longrightarrow \; \mathrm{s\_din} \; ,
     dout \implies s dout
```

```
);
 - common processes in the separate process
data stimul: PROCESS
BEGIN
    s din \le "1010"; WAIT FOR 200 ns;
END PROCESS;
clock stimul: PROCESS
BEGIN
    s clk <= '1'; WAIT FOR 5 ns;
    s clk <= '0'; WAIT FOR 5 ns;
END PROCESS;
enable_stimul: PROCESS
BEGIN
    s enable <= '1'; WAIT FOR 20 ns;
    s_{enable} \le 0; WAIT FOR 80 ns;
END PROCESS;
reset stimul: PROCESS
BEGIN
    s_reset <= 0; WAIT FOR 90 ns;
    s reset <= '1'; WAIT FOR 10 ns;
END PROCESS;
END testbench;
```



# G : 1: / D II 1 / GIDO

#### Serial-in / Parallel-out, SIPO

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
-- Serial-in to Parallel-out (SIPO) - the register is loaded with serial
   data,
- one bit at a time, with the stored data being available at the output in
   parallel form.
entity shift_sipo is
     port (
         clk : in STD_LOGIC;
         reset : in STD_LOGIC;
         enable: in STD LOGIC;
         din : in STD LOGIC;
         dout : out STD LOGIC VECTOR(3 downto 0)
         );
end shift sipo;
architecture Behav of shift sipo is
begin
```

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY to shift sipo IS
END tb shift sipo;
ARCHITECTURE testbench OF to shift sipo IS
COMPONENT shift_sipo is
     port (
          clk : in STD LOGIC;
          reset : in STD LOGIC;
          enable: in STD LOGIC;
          din : in STD LOGIC;
          dout : out STD LOGIC VECTOR(3 downto 0)
END COMPONENT;
-- define input stimul signal
SIGNAL s clk : STD LOGIC := '0';
SIGNAL s reset : STD LOGIC := '0';
SIGNAL s_enable : STD LOGIC := '0';
SIGNAl s din : STD LOGIC := '0';
SIGNAl s dout : STD LOGIC VECTOR(3 downto 0) := "0000";
BEGIN
dut: ENTITY work.shift sipo
PORT MAP (
     clk \implies s\_clk \; ,
     reset => s_reset,
     enable => s_enable,
     \dim \Rightarrow \operatorname{s} \dim
     dout \implies s dout
);
-- common processes in the separate process
data stimul: PROCESS
BEGIN
    s_{din} \ll '1'; WAIT FOR 100 ns;
END PROCESS;
clock stimul: PROCESS
```

```
BEGIN

s_clk <= '1'; WAIT FOR 10 ns;
s_clk <= '0'; WAIT FOR 10 ns;

END PROCESS;

enable_stimul: PROCESS

BEGIN

s_enable <= '1'; WAIT FOR 15 ns;
s_enable <= '0'; WAIT FOR 15 ns;


END PROCESS;

reset_stimul: PROCESS

BEGIN

s_reset <= '0'; WAIT FOR 250 ns;
s_reset <= '1'; WAIT FOR 20 ns;
END PROCESS;

END testbench;
```



#### \_\_\_\_\_

#### Serial-in / Serial-out, SISO

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
-- These are the simplest kind of shift registers.
-- The data string is presented at 'Data In', and is shifted right one
-- stage each time 'Data Advance' is brought high.
-- At each advance, the bit on the far left (i.e. 'Data In')
-- is shifted into the first flip-flop's output
entity shift_siso is
     port (
         clk: in STD LOGIC;
         reset : in STD_LOGIC;
         enable : in STD LOGIC;
         din : in STD LOGIC;
         dout : out STD LOGIC
end shift_siso;
architecture Behav of shift siso is
begin
    siso: process (clk, reset, enable) is
    variable s : std logic vector(3 downto 0) := "0000";
    begin
        if (reset = '1') then
            s := "0000";
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY tb shift siso IS
END tb_shift_siso;
ARCHITECTURE testbench OF to shift siso IS
COMPONENT shift siso is
     port (
          clk: in STD LOGIC;
          reset : in STD LOGIC;
          enable : in STD_LOGIC;
          din : in STD_LOGIC;
          dout : out STD LOGIC
          );
END COMPONENT;
 - define input stimul signal
SIGNAL s clk : STD LOGIC := '0';
SIGNAL \ s\_reset \ : \ STD\_LOGIC \ := `0`;
SIGNAL s enable : STD LOGIC := '0';
SIGNAl \ s\_din : STD\_LOGIC := '0';
SIGNAl s_dout : STD_LOGIC := '0';
BEGIN
dut: ENTITY work.shift siso
PORT MAP (
     clk => s_clk,
     reset => s reset,
     enable => s enable,
     \dim => s_{\dim},
     dout \implies s dout
);
 - common processes in the separate process
data stimul: PROCESS
BEGIN
    s\_din <= \ '1'; \ WAIT \ FOR \ 120 \ ns;
    s din \ll 0; WAIT FOR 30 ns;
END PROCESS;
clock stimul: PROCESS
BEGIN
    s\_clk \ <= \ `1"; \ WAIT FOR \ 5 \ ns";
    s_{clk} \ll 0; WAIT FOR 5 ns;
END PROCESS;
```

```
enable_stimul: PROCESS
BEGIN
    s_enable <= '1'; WAIT FOR 20 ns;
    s_enable <= '0'; WAIT FOR 80 ns;
END PROCESS;

reset_stimul: PROCESS
BEGIN
    s_reset <= '0'; WAIT FOR 90 ns;
    s_reset <= '1'; WAIT FOR 10 ns;
END PROCESS;</pre>
END testbench;
```



#### 2.3 4-Bit Universalregister

Für viele Funktionen werden Universalregister benötigt. In der Tabelle unten sind die Anschlüsse für den Funktionsblock gelistet.

Pin	Beschreibung	Anmerkung
$S_0, S_1$	Mode Control Input	High active
$P_0, P_3$	Parallel Data Input	
SHR	Serial Shift Right Data Input	High active
SHL	Serial Shift Left Data Input	High active
CLK	Clock	
RST	Reset Signal	High active
$Q_0-Q_3$	Parallel Output	

Die Funktion des 4-Bit Universalregisters ist mit der Wahrheitstabelle definiert.

- ▶ Beschreiben Sie die Funktionen eines generischen n-Bit Universalregisters als Basiskomponente für das universelle Register. Entwickeln Sie ein Blockschaltbild.
- ▶ Geben Sie die Impulsdiagramme für alle Betriebsarten des Universalregisters an.
- ➤ Schreiben Sie ein VHDL-Code zur Umsetzung der Funktion. Entwickeln Sie eine Testumgebung und verifizieren Sie die Funktion mit ModelSim.

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;

ENTITY shift_universal IS
GENERIC (N : integer := 4);
PORT( CLK, RST, LD: IN std_logic; — Control Inputs
```

```
SHL, SHR: IN std_logic; — Direction of serial data shift
         D: IN std_logic_vector(N-1 downto 0); -- Parallel Data Input
         S: IN std_logic_vector(1 downto 0); — Mode Control Input
         Qp, Qn: OUT std logic vector(N-1 downto 0)); -- Parallel Output
END shift universal;
ARCHITECTURE behav OF shift universal IS
SIGNAL Qo : std logic vector (N-1 \text{ downto } 0) := (\text{others} \Rightarrow 'U');
BEGIN
shift universal: PROCESS (D, CLK, RST, LD, SHL, SHR, S) IS
BEGIN
     IF (RST='1') THEN — clear register
         \mathrm{Qo} \mathrel{<=} (\ \mathrm{others} \implies `0');
    ELSIF ((LD='1') and (rising edge(CLK))) THEN —LD is active to set D on
         rising edge
                            case S is
                                      when "10" \Longrightarrow — shift left in
                                               Qo(N-1 \text{ downto } 1) \le Qo(N-2 \text{ downto } 0);
                                               Qo(0) \ll SHL;
                                      when "01" \Longrightarrow — shift right in
                                               Qo(N-2 \text{ downto } 0) \le Qo(N-1 \text{ downto } 1);
                                               Qo(N-1) \le SHR;
                                      when "11" \Rightarrow — load parallel
                                               Qo \ll D;
                                      when "00" \Longrightarrow — hold
                                      when others =>
                                               Qo \le Qo;
                            end case;
    ELSE
               Qo \le Qo;
    END IF:
END PROCESS shift universal;
Qp \ll Qo;
Qn \le NOT Qo;
END behav;
LIBRARY ieee;
```


```
USE ieee.std logic 1164.all;
USE ieee.numeric std.all;
ENTITY tb_shift_universal IS
END tb shift universal;
ARCHITECTURE testbench OF tb_shift_universal IS
SIGNAL superN : integer := 4;
COMPONENT shift universal IS
generic (N : integer := superN);
        CLK, RST, LD: IN std_logic; -- Control Inputs
PORT(
        SHL, SHR: IN std logic; — Direction of serial data shift
        D: IN std_logic_vector(N-1 downto 0); -- Parallel Data Input
        S: IN std_logic_vector(1 downto 0 ); — Mode Control Input
        Qp, Qn: OUT std logic vector(N-1 downto 0)); -- Parallel Output
END COMPONENT;
signal N: integer := superN;
SIGNAL clk s, rst s, ld s : std logic := 'U';
```

```
SIGNAL shl s, shr s: std logic := 'U';
SIGNAL s s : std logic vector(1 downto 0) := (others => 'U');
SIGNAL \ d\_s \ : \ std\_logic\_vector(N-1 \ downto \ 0) \ := \ (\ others \ => \ 'U' \ ) \ ;
SIGNAL \ qp\_s \ : \ std\_logic\_vector(N-1 \ downto \ 0) \ := \ (\ others \ => \ 'U' \ ) \ ;
SIGNAL \ qn\_s : std\_logic\_vector(N-1 \ downto \ 0) := (others => 'U');
BEGIN
dut: ENTITY work.shift universal
PORT MAP (
            CLK \Rightarrow clk s,
           RST \implies rst_s,
             LD \implies ld\_s \; ,
             SHL \implies shl s,
             SHR \Rightarrow shr s,
             D \Rightarrow d s,
              S \implies s_s,
             Qp \Rightarrow qp s,
             Qn \Rightarrow qn s;
 -- common processes in the separate process
reset stimul: PROCESS
         BEGIN
         rst\_s <= '0'; WAIT FOR 10 ns;
         rst s \ll '1'; WAIT FOR 15 ns;
          rst s <= '0'; WAIT FOR 500 ns;
END PROCESS;
clock stimul: PROCESS
         BEGIN
         clk s \le '0'; WAIT FOR 10 ns;
         clk \ s \le '1'; WAIT FOR 10 ns;
END PROCESS;
enable_stimul: PROCESS
         BEGIN
         1d s \le '1'; WAIT FOR 10 ns;
END PROCESS;
left stimul: PROCESS
         BEGIN
         shl\_s <= \ '1'; \ WAIT \ FOR \ 8 \ ns;
         shl\_s \ <= \ \ '0 \ '; \ \ WAIT \ FOR \ 8 \ \ ns \ ;
          shl_s \ll 0; WAIT FOR 8 ns;
          shl s \le 0; WAIT FOR 8 ns;
          shl s \le '1'; WAIT FOR 8 ns;
END PROCESS;
right stimul: PROCESS
         BEGIN
         shr_s <= 0; WAIT FOR 5 ns;
         shr_s \ll '1'; WAIT FOR 5 ns;
         shr s \le '1'; WAIT FOR 5 ns;
         \operatorname{shr} s <= '0'; WAIT FOR 5 ns;
         shr_s \ll '1'; WAIT FOR 5 ns;
END PROCESS;
mode_stimul: PROCESS
         BEGIN
```


```
s_s <= "11"; WAIT FOR 50 ns; — parallel in
s_s <= "01"; WAIT FOR 50 ns; — shift right
s_s <= "10"; WAIT FOR 50 ns; — shift left
s_s <= "00"; WAIT FOR 50 ns; — hold
END PROCESS;

data_stimul: PROCESS

BEGIN
d_s <= "0101"; WAIT FOR 5 ns;
d_s <= "1000"; WAIT FOR 5 ns;
d_s <= "1110"; WAIT FOR 10 ns;
d_s <= "0101"; WAIT FOR 5 ns;
d_s <= "0101"; WAIT FOR 5 ns;
d_s <= "0101"; WAIT FOR 5 ns;
d_s <= "1110"; WAIT FOR 10 ns;
d_s <= "1110"; WAIT FOR 10 ns;
d_s <= "1110"; WAIT FOR 5 ns;
d_s <= "1010"; WAIT FOR 5 ns;
d_s <= "0011"; WAIT FOR 5 ns;
END PROCESS;</pre>
```



#### 2.4 Arithmetik



```
s: OUT std logic vector(3 downto 0));
END full carry ribble adder;
ARCHITECTURE full carry ribble adder arc OF full carry ribble adder IS
Component full adder
PORT( x, y, ci: IN std_logic;
          c, s: OUT std logic);
End Component;
signal carries: std logic vector(3 downto 0) := (others => 'U');
signal temp: std logic vector(3 downto 0) := (others => 'U');
BEGIN
temp(0) \le x(0) \text{ xor as};
temp(1) \le x(1) \text{ xor as};
temp(2) \le x(2) xor as;
temp(3) \le x(3) xor as;
VA2 : full\_adder \ PORT \ MAP \ (temp(2) \ , y(2) \ , \ carries(1) \ , \ carries(2) \ , s(2) \ );
VA3: full adder PORT MAP (temp(3), y(3), carries(2), carries(3), s(3));
over \leq carries (3) xor carries (2);
c \ll carries(3);
END full carry ribble adder arc;
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY to full carry ribble adder Is
END tb_full_carry_ribble_adder;
ARCHITECTURE behavior OF tb full carry ribble adder Is
COMPONENT full carry ribble adder
PORT( x: IN std logic vector(3 downto 0);
      y: IN std_logic_vector(3 downto 0);
      as: \quad IN \ std\_logic;
    over: OUT std_logic;
       c: OUT std_logic;
       s:
          OUT std logic vector (3 downto 0);
END COMPONENT;
signal x : std_logic_vector(3 downto 0) := (others => 'U');
signal y : std logic vector(3 downto 0) := (others => 'U');
signal as: std_logic := 'U';
signal over: std logic := 'U';
signal c : std logic := 'U';
signal s : std logic vector(3 downto 0) := (others => 'U');
BEGIN
 dut: full_carry_ribble_adder PORT MAP (
 x \implies x,
```

```
y \implies y,
 as \implies as,
 over => over,
 c \; \Longrightarrow \; c \; ,
 s \implies s
 );
-- stimulus process
stim proc: process
BEGIN
wait for 20 ns;
— add
x <= "0001";
y <= "0001";
as \ll 0;
wait for 10 ns;
x <= "0001";
y <= "0010";
as <= '0';
wait for 10 ns;
x \le "0001";
y \le "0101";
as <= '0';
wait for 10 ns;
x <= "0111";
y \le "0001";
as \ll 0;
wait for 10 ns;
x \le "0011";
y \le "0001";
as <= '0';
wait for 10 ns;
x <= "1001";
y <= "0101";
as <= '0';
wait for 10 ns;
-- sub
x <= "0101";
y <= \ "0001";
as <= '1';
wait for 10 ns;
x \le "0001";
y <= "1100";
as <= '1';
wait for 10 ns;
x \le "1100";
y \le "0010";
as <= '1';
wait for 10 ns;
x \le "0001";
y <= "0101";
```

```
as <= '1';
wait for 10 ns;

x <= "0110";
y <= "1111";
as <= '1';
wait for 10 ns;
end process;</pre>
END;
```



#### 2.5 Siebensegmentanzeige

Die Siebensegmentanzeige eignet sich auch zur Darstellung von Sedezimal-Code oderBCD-Codes. Zu entwerfen ist ein umschaltbarer Decoder gemäß der unten gegebenen Wahrheitstabelle

		Eir	ngän	ge			$^{ m HB=0}$	HB=1
$(i)_{10}$	LTN	BLN	$b_3$	$b_2$	$b_1$	$b_0$	5 6 1 4 2	5 6
0	1	0	0	0	0	0		•
1	1	0	0	0	0	1		
2	1	0	0	0	1	0	2	2
3	1	0	0	0	1	1	3	3
4	1	0	0	1	0	0	4	4
5	1	0	0	1	0	1	5	5
6	1	0	0	1	1	0	6	6
7	1	0	0	1	1	1		
8	1	0	1	0	0	0	8	8
9	1	0	1	0	0	1	9	9
10	1	0	1	0	1	0	B	
11	1	0	1	0	1	1	6	
12	1	0	1	1	0	0		
13	1	0	1	1	0	1	8	
14	1	0	1	1	1	0	E	
15	1	0	1	1	1	1	6	B
16	0	1	x	x	x	x	8	8
17	0	0	x	x	x	x	B	

LIBRARY IEEE;

```
USE IEEE.STD LOGIC 1164. all;
ENTITY Segdis IS
PORT( B0, B1, B2, B3: IN std_logic;
         A, B, C, D, E, F, G: OUT std logic);
ARCHITECTURE \ Segdis\_behavior \ OF \ Segdis \ IS
BEGIN
   A <= not ( B0 OR B2 OR (B1 AND B3) OR (NOT B1 AND NOT B3) );
   B \le not (NOT B1) OR (NOT B2 AND NOT B3) OR (B2 AND B3);
   C <= \ not \ \ (B1 \ OR \ NOT \ B2 \ OR \ B3 \ ) \ ;
   D <= not ( (NOT B1 AND NOT B3) OR (B2 AND NOT B3) OR (B1 AND NOT B2 AND B3)
       OR (NOT B1 AND B2) OR B0 );
   E <= not ( (NOT B1 AND NOT B3) OR (B2 AND NOT B3) );
   F <= \ not \ (\ B0 \ OR \ (NOT \ B2 \ AND \ NOT \ B3) \ OR \ (B1 \ AND \ NOT \ B2) \ OR \ (B1 \ AND \ NOT \ B3)
       );
   G \le not (B0 OR (B1 AND NOT B2) OR (NOT B1 AND B2) OR (B2 AND NOT B3));
END Segdis_behavior;
```