

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



32-bit Microcontroller

This series is Cypress 32-bit microcontroller designed for automotive and industrial control applications. It contains the FR81S CPU that is compatible with the FR family. The FR81S has a high level performance among the Cypress FR family by enhancing CPU instruction pipeline and load store processing, and improving internal bus transfer.

It is best suited for application control for automotive.

Features

FR81S CPU Core

- ■32-bit RISC, load/store architecture, 5-stage pipeline
- Maximum operating frequency: 80 MHz (Source oscillation = 4.0 MHz and 20 multiplied (PLL clock multiplication system))
- ■General-purpose register: 32-bit ×16 sets
- ■16-bit fixed length instructions (basic instruction), 1 instruction per cycle
- ■Instructions appropriate to embedded applications
 - □ Memory-to-memory transfer instruction
 - ☐ Bit processing instruction
 - □ Barrel shift instruction etc.
- ■High-level language support instructions
 - □ Function entry/exit instructions
 - □ Register content multi-load and store instructions
- ■Bit search instructions
 - □ Logical 1 detection, 0 detection, and change-point detection
- ■Branch instructions with delay slot

 □ Decrease overhead during branch process
- ■Register interlock function
 - □ Easy assembler writing
- ■Built-in multiplier and instruction level support
 - ☐ Signed 32-bit multiplication: 5 cycles☐ Signed 16-bit multiplication: 3 cycles☐
- ■Interrupt (PC/PS saving)
 □ 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- ■Instruction compatibility with the FR family
- ■Built-in memory protection function (MPU)
 - □ Eight protection areas can be specified commonly for instructions and the data.
 - □ Control access privilege in both privilege mode and user mode.
- ■Built-in FPU (floating point arithmetic)
 - □ IEEE754 compliant
 - □ Floating-point register 32-bit × 16 sets

Peripheral Functions

- ■Clock generation (equipped with SSCG function)
 - ☐ Main oscillation (4 MHz)
 - ☐ Sub oscillation (32 kHz) or no sub oscillation
 - □ PLL multiplication rate: 1 to 20 times
- ■Built-in Program flash memory capacity
 - □ CY91F575: 512 + 64 KB
 - □ CY91F577: 1024 + 64 KB
 - □ CY91F578: 1536 + 64 KB
 - □ CY91F579: 2048 + 64 KB
- ■Built-in Data flash memory (WorkFlash) capacity 64 KB
- ■Built-in RAM capacity
 - □ Main RAM

CY91F575: 40 KB

CY91F577: 64 KB

CY91F578: 96 KB

CY91F579: 128 KB

□ Backup RAM

CY91F575/7: 8 KB CY91F578/9: 16 KB

■General-purpose ports

[LQFP-144]

- □ 111 (none sub oscillation), 109 (with sub oscillation)
- □ Included I²C pseudo open drain ports: 4
- □ P057: Input only

[LQFP-208]

- □ 159 (none sub oscillation), 157 (with sub oscillation)
- □ Included I²C pseudo open drain ports: 4
- □ P057: Input only
- ■External bus interface
 - □ 22-bit address, 16-bit data
 - □ 23 pins of 9-bit address, 8-bit data, ASX, CS0X, CS1X, RDX, WR0X, and WR1X can select 5V/3.3V by the VCCE power supply
- DMA Controller
 - □ Up to 16 channels can be started simultaneously.
- □ 2 transfer factors (Internal peripheral request and software)



- ■A/D converter (successive approximation type)
 - □ 8/10-bit resolution: 40 channels
 - □ Conversion time: 3 µs
- ■D/A converter (R-2R type)
 - □ 8-bit resolution: 2 channels
- ■External interrupt input: 16 channels
 - □ Level ("H" / "L"), or edge detection (rising or falling) enabled
- **■LIN-UART**
 - □ 6 channels, ch.2 to ch.7
 - □ Selectable from UART, synchronous mode or LIN-UART mode
 - ☐ LIN protocol Revision 2.1 supported (LIN-UART).
 - □ SPI (Serial Peripheral Interface) supported (synchronous mode)
 - ☐ Full-duplex double buffering system
- ☐ LIN synch break detection (linked to the input capture)
- □ Built-in dedicated baud rate generator
- □ DMA transfer support
- Multi-function serial communication (built-in transmission/reception FIFO memory): 4 channels

< UART (Asynchronous serial interface) >

- □ Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
- □ Parity or no parity is selectable.
- □ Built-in dedicated baud rate generator
- ☐ The external clock can be used as the transfer clock
- □ Parity, frame, and overrun error detect functions provided
- □ DMA transfer support

<CSIO (Synchronous serial interface) >

- □ Full-duplex double buffering system, 16-byte transmission FIFO, memory, 16-byte reception FIFO memory
- □ SPI supported; master and slave systems supported; 5 to 9-bit data length can be set.
- □ Built-in dedicated baud rate generator (Master operation)
- ☐ The external clock can be entered. (Slave operation)
- □ Overrun error detection function is provided
- □ DMA transfer support

<LIN-UART (Asynchronous Serial Interface for LIN) >

- ☐ Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
- □ LIN protocol revision 2.1 supported
- ☐ Master and slave systems supported
- □ Framing error and overrun error detection
- □ LIN synch break generation and detection; LIN synch delimiter generation
- □ Built-in dedicated baud rate generator
- ☐ The external clock can be adjusted by the reload counter
- □ DMA transfer support

$< I^2C >$

- □ Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
- □ Standard mode (Max. 100kbps) / high-speed mode (Max. 400kbps) supported
- □ DMA transfer supported (for transmission only)
- \square I²C supporting I/O (for ch.0 and ch.1 only)
- ■CAN Controller (C-CAN): 3 channels
 - ☐ Transfer speed: Up to 1 Mbps
 - ☐ 64-transmission/reception message buffering: 1 channel, 32-transmission/reception message buffering: 2 channels
- ■PPG: 16-bit x 24 channels
- Reload timer: 16-bit × 7 channels (3 channels are for regular timer interrupt generation.)
- ■Free-run timer
 - 32-bit × 6 channels (Can select each channel for input capture, output compare)
- ■Input capture:
 - 32-bit x 12 channels (linked to the free-run timer)
- ■Output compare: 32-bit × 12 channels (linked to the free-run timer)
- ■Sound generator: 5 channels
- ☐ Frequency and amplitude sequencers provided
- Stepping motor controller: 6 channels
 - □ 8/10-bit PWM
 - ☐ High current output supported (4 lines × 6 channels)
 - □ Can refer back electromotive force using pin-shared A/D converter
- ■LCD controller
 - □ Common output: 4, Segment output: 32
 - □ Duty drive (SEG0 to SEG31) and static drive (ST0 to ST8) can be switched.
 - □ Each of COM0 to COM3, SEG0 to SEG31, V0, V1, V2, and V3 pins for duty drive can be switched to the general-purpose port. (The SEG23 to SEG31 pins can be switched to static driving.)
 - □ V0, V1, V2 and V3 pin can be used as the general-purpose port. But V3 pin cannot be used as an output pin.
 - □ Each of ST0 to ST8 pins for static drive can be switched to the general-purpose port, or it can be switched to the segment output of duty drive.
- □ CY91F575/7: The amplitude of the SEG0 to SEG22 output is determined by the VCC5 power supply pin or by the V3 pin even if VCCE pin is supplied to 3.3 V.
- □ CY91F578/9: The voltage VCCE or less can be supplied to V3 pin. It is prohibited that VCC5 being chosen as LCDC reference voltage by software.
- ■Up/Down counter: 2 channels
 - □ 8/16-bit up/down counter
- Real-time clock (RTC) (for day, hours, minutes, seconds)
- ☐ Main oscillation / sub oscillation frequency can be selected for the operation clock



- Calibration: A hardware watchdog of the CR oscillation drive and real-time clock (RTC) of the sub clock drive
 - ☐ The CR oscillation frequency can be trimmed
 - ☐ The main clock to sub clock ratio can be corrected by setting the real-time clock prescaler
- **■**Clock Supervisor
 - □ Monitoring abnormality (damage of crystal etc.) of sub oscillation (32 kHz) (dual clock products) and main oscillation (4 MHz)
 - □ When abnormality is detected, it switches to the CR clock.
- ■Base timer: 2 channels
 - □ 16-bit timer
 - □ Any of four PWM/PPG/PWC/reload timer functions can be selected and used.
 - ☐ As for the functions of PWC and reload timer, 2 channels of cascade mode can be used as 32-bit timer.
- ■CRC generation
- ■HS-SPI

Note: In this series, the HS-SPI function is prohibited

- □ E²PROM and the flash device of the Single/Dual/Quad-SPI protocol can be connected.
- ☐ The power supply of 5V/3.3V supplied to the VCCE power supply pin is used.
- □ Maximum 16 MHz (Maximum 8 MHz at the slave.)
- ■Watchdog timer
 - □ Hardware watchdog
 - □ Software watchdog
- ■NM
- ■Interrupt controller

- ■Interrupt request batch read
- □ Multiple interrupts from peripherals can be read by a series of registers.
- ■I/O relocation
 - □ Peripheral function pins can be reassigned.
- ■Low-power consumption mode
 - ☐ Sleep / Stop / Watch / Sub RUN mode
 - ☐ Stop (power shutdown) / Watch (power shutdown) mode
- ■Power on reset
- ■Low-voltage detection reset (external low-voltage detection)
- ■Low-voltage detection reset (internal low-voltage detection)
- Device Package:
- □ LQFP-144 for CY91F575/7/8/9
- □ LQFP-208 for CY91F578/9
- ■CMOS 90nm Technology
- Power supplies
 - □ 5V Power supply
 - □ The internal 1.2 V is generated from 5 V with the voltage step-down regulator.
- □ I/O port uses the power supply of 5V/3.3V supplied to the VCCE power supply pin.
 - LQFP-144: P010 to P017, P020 to P027, and P030 to P036
 - LQFP-208: P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, and P190 to P197



Contents

1. P	Product Lineup	5
2. P	Pin Assignment (LQFP-144)	11
3. P	Pin Assignment (LQFP-208)	12
4. P	Pin Description (LQFP-144)	13
5. P	Pin Description (LQFP-208)	29
6. I/	/O Circuit Type	43
7. H	Handling Precautions	49
7.1	Precautions for Product Design	49
7.2	Precautions for Package Mounting	50
7.3	Precautions for Use Environment	51
8. H	Handling Devices	52
9. B	Block Diagram	55
10. N	Memory Map	56
11. l/	/O Map	60
12. lr	nterrupt Vector Table	101
13. E	Electrical Characteristics	104
13.1	Absolute Maximum Ratings	104
13.2	Recommended Operating Conditions	106
13.3	DC Characteristics	107
13.4	AC Characteristics	114
13.5	A/D Converter	150
13.6	D/A Converter	153
13.7	' Flash Memory	154
14. C	Ordering Information	155
15. P	Package Dimensions	156
16. N	Major Changes	159
Doc	ument History	160
Sale	es, Solutions, and Legal Information	161



1. Product Lineup

Product Item Product	CY91F575B(S)/C(S) CY91F575BH(S)/CH(S)			
System Clock	On chip PLL Clock multiple method			
Minimum instruction execution time	Around 12.5 ns (80 MHz)			
Sub clock	Yes (Non-S series) No (S series)			
FLASH Capacity (Program)	512 + 64 KB			
FLASH Capacity (Work)	64 KB			
RAM	40 KB + 8 KB			
BI-ROM	4 KB			
GDC	None			
External BUS I/F	Address: 22-bit Data:16-bit (Part of the External BUS I/F pins can select the	e power supply 5 V or 3.3 V)		
DMA Controller	16 channels			
Base Timer(16-bit)	2 channels			
Free-run Timer(32-bit)	6 channels			
Input capture(32-bit)	12 channels			
Output Compare(32-bit)	12 channels			
Reload Timer(16-bit)	7 channels			
PPG timer(16-bit)	24 channels			
Up/down Counter	2 channels			
Clock Supervisor	Yes			
D/A converter	2 channels			
External Interrupt	16 channels			
A/D converter (8-bit/10-bit)	40 channels			
LIN-UART	6 channels			
Multi-Function serial communication	4 channels*1			
HS-SPI	Yes Up to 16 MHz Note: In this series, the HS-SPI function is prohibited.			
LCD Controller	32 seg x 4 com (Static drive 8seg x 1com)			
CAN	64 msg x 1 channel / 32 msg x 2 channels			
Stepping Motor Controller	6 channels			



Product	CY91F575B(S)/C(S)	CY91F575BH(S)/CH(S)		
Sound Generator	5 channels			
Software Watchdog	Yes			
Hardware Watchdog	Yes			
Clock supervisor	Initial value "ON"	Initial value "OFF"		
CRC generation	Yes			
Low-voltage detection reset (External low-voltage detection)	Yes			
Low-voltage detection reset (Internal low-voltage detection)	Yes			
Package	LQFP-144			
Others	Flash Products			
On Chip Debug	Yes			

^{*1:} I²C only supported by ch.0 and ch.1.



Product	CY91F577B(S)/C(S)	CY91F577BH(S)/CH(S)		
System Clock	On chip PLL Clock multiple method			
Minimum instruction execution time	Around 12.5 ns (80 MHz)			
Sub clock	Yes (Non-S series) No (S series)			
FLASH Capacity (Program)	1024 + 64 KB			
FLASH Capacity (Work)	64 KB			
RAM	64 KB + 8 KB			
BI-ROM	4 KB			
GDC	None			
External BUS I/F	Address: 22-bit Data:16-bit (Part of the External BUS I/F pins can select the	e power supply 5 V or 3.3 V)		
DMA Controller	16 channels			
Base Timer(16-bit)	2 channels			
Free-run Timer(32-bit)	6 channels			
Input capture(32-bit)	12 channels			
Output Compare(32-bit)	12 channels			
Reload Timer(16-bit)	7 channels			
PPG timer(16-bit)	24 channels			
Up/down Counter	2 channels			
Clock Supervisor	Yes			
D/A converter	2 channels			
External Interrupt	16 channels			
A/D converter (8-bit/10-bit)	40 channels			
LIN-UART	6 channels			
Multi-Function serial communication	4 channels*1			
HS-SPI	Yes Up to 16 MHz Note: In this series, the HS-SPI function is prohibited.			
LCD Controller	32 seg × 4 com (Static drive 8 seg × 1com)			
CAN	64 msg x 1 channel / 32 msg x 2 channels			
Stepping Motor Controller	6 channels			
Sound Generator	5 channels			



Product	CY91F577B(S)/C(S)	CY91F577BH(S)/CH(S)	
Software Watchdog	Yes		
Hardware Watchdog	Yes		
Clock supervisor	Initial value "ON"	Initial value "OFF"	
CRC generation	Yes		
Low-voltage detection reset (External low-voltage detection)	Yes		
Low-voltage detection reset (Internal low-voltage detection)	Yes		
Package	LQFP-144		
Others	Flash Products		
On Chip Debug	Yes		

^{*1:} I²C only supported by ch.0 and ch.1.



Product	CY91F 578C(S)(M)	CY91F 578CH(S)(M)	CY91F 579C(S)(M)	CY91F 579CH(S)(M)	
System Clock	On chip PLL Clock multiple method				
Minimum instruction execution time	Around 12.5 ns (80 MHz)				
Sub clock	Yes (Non-S series) No (S series)				
FLASH Capacity (Program)	1536 + 64 KB		2048 + 64 KB		
FLASH Capacity (Work)	64 KB				
RAM	96 KB + 16 KB		128 KB + 16 KB		
BI-ROM	4 KB				
GDC	None				
External BUS I/F	Address: 22-bit Data:16 (Part of the External BL		e power supply 5 V or 3.	3 V)	
DMA Controller	16 channels				
Base Timer(16-bit)	2 channels				
Free-run Timer(32-bit)	6 channels				
Input capture(32-bit)	12 channels				
Output Compare(32-bit)	12 channels				
Reload Timer(16-bit)	7 channels				
PPG timer(16-bit)	24 channels				
Up/down Counter	2 channels				
Clock Supervisor	Yes				
D/A converter	2 channels				
External Interrupt	16 channels				
A/D converter (8-bit/10-bit)	40 channels				
LIN-UART	6 channels				
Multi-Function serial communication	4 channels ¹				
HS-SPI	No				
LCD Controller	32 seg × 4 com (Static drive 8 seg × 1 com)				
CAN	64 msg x 1 channel / 32 msg x 2 channels				
Stepping Motor Controller	6 channels				
Sound Generator	5 channels				
Software Watchdog	Yes				




Product	CY91F 578C(S)(M)	CY91F 578CH(S)(M)	CY91F 579C(S)(M)	CY91F 579CH(S)(M)
Hardware Watchdog	Yes			
Clock supervisor	Initial value "ON"	Initial value "OFF"	Initial value "ON"	Initial value "OFF"
CRC generation	Yes			
Low-voltage detection reset (External low-voltage detection)	Yes			
Low-voltage detection reset (Internal low-voltage detection)	Yes			
Package	LQFP-144 LQFP-208 (with suffix "M")			
Others	Flash Products			
On Chip Debug	Yes			

^{*1:} I²C only supported by ch.0 and ch.1.




2. Pin Assignment (LQFP-144)





3. Pin Assignment (LQFP-208)





4. Pin Description (LQFP-144)

Pin Number	Pin Name	I/O Circuit Type	Function Description
	P015		General-Purpose I/O Port
	D29_0		External Bus Data I/O pin
2	SEG5	H/I4*1	LCDC Segment(Duty)Output pin
	D21_1		External Bus Data I/O pin
	INT13_1		External Interrupt Request Input pin ch.13 relocation 1
	P016		General-Purpose I/O Port
	D30_0		External Bus Data I/O pin
3	SEG6	H/I4*1	LCDC Segment(Duty)Output pin
	D22_1		External Bus Data I/O pin
	INT14_1		External Interrupt Request Input pin ch.14 relocation 1
	P017		General-Purpose I/O Port
	D31_0		External Bus Data I/O pin
4	SEG7	H/I4*1	LCDC Segment(Duty)Output pin
	D23_1		External Bus Data I/O pin
	INT15_1		External Interrupt Request Input pin ch.15 relocation 1
	P020	H/I4*1	General-Purpose I/O Port
	ASX		External Bus Address-Strobe Output pin
5	SEG8		LCDC Segment(Duty)Output pin
	ICU6_0		Input Capture Input pin ch.6 relocation 0
	OCU0_1		Output Compare Output pin ch.0 relocation 1
	P021		General-Purpose I/O Port
	CS0X		External Bus Chip-Select 0 Output pin
6	SEG9	H/I4*1	LCDC Segment(Duty)Output pin
	ICU7_0		Input Capture Input pin ch.7 relocation 0
	OCU1_1		Output Compare Output pin ch.1 relocation 1
	P022		General-Purpose I/O Port
	CS1X		External Bus Chip-Select 1 Output pin
7	SEG10	H/I4*1	LCDC Segment(Duty)Output pin
	ICU8_0		Input Capture Input pin ch.8 relocation 0
	OCU2_1		Output Compare Output pin ch.2 relocation 1
	P023		General-Purpose I/O Port
	RDX		External Bus Read-Strobe Output pin
8	SEG11	H/I4*1	LCDC Segment(Duty)Output pin
	ICU9_0		Input Capture Input pin ch.9 relocation 0
	OCU3_1		Output Compare Output pin ch.3 relocation 1
	P024		General-Purpose I/O Port
	WR0X		External Bus Write-Strobe 0 Output pin
9	SEG12	H/I4*1	LCDC Segment(Duty)Output pin
	ICU10_0		Input Capture Input pin ch.10 relocation 0
	OCU11_0		Output Compare Output pin ch.11 relocation 0



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P025		General-Purpose I/O Port
	WR1X		External Bus Write-Strobe 1 Output pin
10	SEG13	H/I4*1	LCDC Segment(Duty)Output pin
	ICU11_0		Input Capture Input pin ch.11 relocation 0
	OCU10_0		Output Compare Output pin ch.10 relocation 0
	P026		General-Purpose I/O Port
	A00		External Bus Address Output pin
44	SEG14	11/14*1	LCDC Segment(Duty)Output pin
11	SPI_CS3	H/I4*1	HS_SPI SSEL3 Output pin (Not supported)
	SIN6_1		LIN_UART Serial Input pin ch.6 relocation 1
	OCU9_0		Output Compare Output pin ch.9 relocation 0
	P027		General-Purpose I/O Port
	A01		External Bus Address Output pin
40	SEG15	11/14*1	LCDC Segment(Duty)Output pin
12	SPI_CS2	H/I4*1	HS_SPI SSEL2 Output pin (Not supported)
	SOT6_1		LIN_UART Serial Output pin ch.6 relocation 1
	OCU8_0		Output Compare Output pin ch.8 relocation 0
	P030		General-Purpose I/O Port
	A02		External Bus Address Output pin
13	SEG16	H/I4 ^{*1}	LCDC Segment(Duty)Output pin
	SPI_CS1		HS_SPI SSEL1 Output pin (Not supported)
	SCK6_1		LIN_UART Serial Clock I/O pin ch.6 relocation 1
	P031		General-Purpose I/O Port
	A03		External Bus Address Output pin
14	SEG17	H/I4*1	LCDC Segment(Duty)Output pin
	SPI_CS0		HS_SPI SSEL0 I/O pin (Not supported)
	SIN9_0		Multi-function Serial Input pin ch.9 relocation 0
	P032		General-Purpose I/O Port
	A04		External Bus Address Output pin
45	SEG18	11/14*1	LCDC Segment(Duty)Output pin
15	SPI_SIO3	H/I4*1	HS_SPI SDATA3 I/O pin (Not supported)
	SOT9_0		Multi-function Serial Output pin ch.9 relocation 0
	OCU7_0		Output Compare Output pin ch.7 relocation 0
	P033		General-Purpose I/O Port
	A05		External Bus Address Output pin
40	SEG19 SPI_SIO2	LCDC Segment(Duty)Output pin	
16		HS_SPI SDATA2 I/O pin (Not supported)	
	SCK9_0		Multi-function Serial Clock I/O pin ch.9 relocation 0
	OCU6_0		Output Compare Output pin ch.6 relocation 0



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P034		General-Purpose I/O Port
	A06		External Bus Address Output pin
4-7	SEG20	11/1/4*1	LCDC Segment(Duty)Output pin
17	SPI_SIO1	H/I4*1	HS_SPI SDATA1 I/O pin (Not supported)
	SIN8_0		Multi-function Serial Input pin ch.8 relocation 0
	OCU5_1		Output Compare Output pin ch.5 relocation 1
	P035		General-Purpose I/O Port
	A07		External Bus Address Output pin
40	SEG21	11/1/4*1	LCDC Segment(Duty)Output pin
18	SPI_SIO0	H/I4*1	HS_SPI SDATA0 I/O pin (Not supported)
	SOT8_0		Multi-function Serial Output pin ch.8 relocation 0
	OCU4_1		Output Compare Output pin ch.4 relocation 1
	P036		General-Purpose I/O Port
	A08		External Bus Address Output pin
	SEG22		LCDC Segment(Duty)Output pin
19	PPG11_0	H/I4*1	PPG Output pin ch.11 relocation 0
	SPI_CLK		HS_SPI SCLK I/O pin (Not supported)
	SCK8_0		Multi-function Serial Clock I/O pin ch.8 relocation 0
	P037	I	General-Purpose I/O Port
	A09		External Bus Address Output pin
	SEG23		LCDC Segment(Duty)Output pin
22	ST0		LCDC Segment(Static)Output pin
	PPG12_0		PPG Output pin ch.12 relocation 0
	SIN7_0		LIN_UART Serial Input pin ch.7 relocation 0
	P040		General-Purpose I/O Port
	A10		External Bus Address Output pin
	SEG24	1.	LCDC Segment(Duty)Output pin
23	ST1	- 1	LCDC Segment(Static)Output pin
	PPG13_0		PPG Output pin ch.13 relocation 0
	SOT7_0		LIN_UART Serial Output pin ch.7 relocation 0
	P041		General-Purpose I/O Port
	A11		External Bus Address Output pin
	SEG25	1.	LCDC Segment(Duty)Output pin
24	ST2	1'	LCDC Segment(Static)Output pin
	PPG14_0		PPG Output pin ch.14 relocation 0
	SCK7_0		LIN_UART Serial Clock I/O pin ch.7 relocation 0
	P042		General-Purpose I/O Port
	A12	1	External Bus Address Output pin
	SEG26	 - -	LCDC Segment(Duty)Output pin
25	ST3		LCDC Segment(Static)Output pin
	PPG15_0		PPG Output pin ch.15 relocation 0
	AIN0_0		Up/down Counter AIN Input pin ch.0 relocation 0
	1		<u> </u>



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P043		General-Purpose I/O Port
	A13		External Bus Address Output pin
	SEG27		LCDC Segment(Duty)Output pin
26	ST4	<u> </u>	LCDC Segment(Static)Output pin
	BIN0_0		Up/down Counter BIN Input pin ch.0 relocation 0
	SGA4_0		Sound Generator SGA Output pin ch.4 relocation 0
	OCU6_1		Output Compare Output pin ch.6 relocation 1
	P044		General-Purpose I/O Port
	A14	1	External Bus Address Output pin
	SEG28		LCDC Segment(Duty)Output pin
27	ST5]	LCDC Segment(Static)Output pin
	ZIN0_0	1	Up/down Counter ZIN Input pin ch.0 relocation 0
	SGO4_0		Sound Generator SGO Output pin ch.4 relocation 0
	OCU7_1		Output Compare Output pin ch.7 relocation 1
	P045		General-Purpose I/O Port
	A15		External Bus Address Output pin
00	SEG29	1.	LCDC Segment(Duty)Output pin
28	ST6]	LCDC Segment(Static)Output pin
	AIN1_0		Up/down Counter AIN Input pin ch.1 relocation 0
	SIN8_2		Multi-function Serial Input pin ch.8 relocation 2
	P046		General-Purpose I/O Port
	A16		External Bus Address Output pin
29	SEG30		LCDC Segment(Duty)Output pin
29	ST7		LCDC Segment(Static)Output pin
	BIN1_0		Up/down Counter BIN Input pin ch.1 relocation 0
	SOT8_2		Multi-function Serial Output pin ch.8 relocation 2
	P047		General-Purpose I/O Port
	A17		External Bus Address Output pin
30	SEG31] ,	LCDC Segment(Duty)Output pin
30	ST8		LCDC Segment(Static)Output pin
	ZIN1_0		Up/down Counter ZIN Input pin ch.1 relocation 0
	SCK8_2		Multi-function Serial Clock I/O pin ch.8 relocation 2
	P050		General-Purpose I/O Port
31	A18],	External Bus Address Output pin
	COM0	_	LCDC Segment(Duty)Common Output pin
	OCU8_1		Output Compare Output pin ch.8 relocation 1
	P051		General-Purpose I/O Port
32	A19	I	External Bus Address Output pin
32	COM1		LCDC Segment(Duty)Common Output pin
	OCU9_1		Output Compare Output pin ch.9 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P052		General-Purpose I/O Port
00	A20		External Bus Address Output pin
33	COM2	T I	LCDC Segment(Duty)Common Output pin
	OCU10_1		Output Compare Output pin ch.10 relocation 1
	P053		General-Purpose I/O Port
	A21		External Bus Address Output pin
34	COM3	I	LCDC Segment(Duty)Common Output pin
	OCU11_1		Output Compare Output pin ch.11 relocation 1
	P054		General-Purpose I/O Port
	SYSCLK	<u> </u>	External Bus Clock Output pin
35	V0	I2	LCDC Reference Voltage V0 Input pin
	FRCK0_1		Free-Run Timer Clock Input pin ch.0 relocation 1
	P055		General-Purpose I/O Port
	CS2X	<u> </u>	External Bus Chip-Select 2 Output pin
38	V1	I2	LCDC Reference Voltage V1 Input pin
	FRCK1_1		Free-Run Timer Clock Input pin ch.1 relocation 1
	P056		General-Purpose I/O Port
	CS3X	一	External Bus Chip-Select 3 Output pin
39	V2	I2	LCDC Reference Voltage V2 Input pin
	FRCK2_1		Free-Run Timer Clock Input pin ch.2 relocation 1
	P057		General-Purpose I/O Port (Input only. No output.)
	RDY		External Bus RDY Input pin
40	V3	I3	LCDC Reference Voltage V3 Input pin
	FRCK3_1		Free-Run Timer Clock Input pin ch.3 relocation 1
	P060		General-Purpose I/O Port
43	PWM1P0	К	SMC Output pin ch.0
	AN8		ADC Analog Input pin ch.8
	P061		General-Purpose I/O Port
	PWM1M0		SMC Output pin ch.0
44	AN9	— к	ADC Analog Input pin ch.9
	SIN1_1		Multi-function Serial Input pin ch.1 relocation 1
	P062		General-Purpose I/O Port
	PWM2P0		SMC Output pin ch.0
45	AN10	K	ADC Analog Input pin ch.10
	ZIN1_1		Up/down Counter ZIN Input pin ch.1 relocation 1
	SOT1_1		Multi-function Serial Output pin ch.1 relocation 1
	P063		General-Purpose I/O Port
	PWM2M0		SMC Output pin ch.0
46	AN11	K	ADC Analog Input pin ch.11
	BIN1_1		Up/down Counter BIN Input pin ch.1 relocation 1
	SCK1_1		Multi-function Serial Clock I/O pin ch.1 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P064		General-Purpose I/O Port
	PWM1P1		SMC Output pin ch.1
47	AN12	K	ADC Analog Input pin ch.12
	AIN1_1		Up/down Counter AIN Input pin ch.1 relocation 1
	SIN0_1		Multi-function Serial Input pin ch.0 relocation 1
	P065		General-Purpose I/O Port
	PWM1M1		SMC Output pin ch.1
48	AN13	К	ADC Analog Input pin ch.13
	ZIN0_1		Up/down Counter ZIN Input pin ch.0 relocation 1
	SOT0_1		Multi-function Serial Output pin ch.0 relocation 1
	P066		General-Purpose I/O Port
	PWM2P1		SMC Output pin ch.1
49	AN14	К	ADC Analog Input pin ch.14
	BIN0_1		Up/down Counter BIN Input pin ch.0 relocation 1
	SCK0_1		Multi-function Serial Clock I/O pin ch.0 relocation 1
	P067		General-Purpose I/O Port
	PWM2M1		SMC Output pin ch.1
50	AN15	К	ADC Analog Input pin ch.15
	AINO_1		Up/down Counter AIN Input pin ch.0 relocation 1
	SIN9_1		Multi-function Serial Input pin ch.9 relocation 1
	P070		General-Purpose I/O Port
F2	PWM1P2		SMC Output pin ch.2
53	AN16	K	ADC Analog Input pin ch.16
	SOT9_1		Multi-function Serial Output pin ch.9 relocation 1
	P071		General-Purpose I/O Port
F4	PWM1M2		SMC Output pin ch.2
54	AN17	K	ADC Analog Input pin ch.17
	SCK9_1		Multi-function Serial Clock I/O pin ch.9 relocation 1
	P072		General-Purpose I/O Port
	PWM2P2		SMC Output pin ch.2
55	AN18	К	ADC Analog Input pin ch.18
	ICU11_1		Input Capture Input pin ch.11 relocation 1
	SIN8_1		Multi-function Serial Input pin ch.8 relocation 1
	P073		General-Purpose I/O Port
	PWM2M2		SMC Output pin ch.2
56	AN19	K	ADC Analog Input pin ch.19
	ICU10_1		Input Capture Input pin ch.10 relocation 1
	SOT8_1		Multi-function Serial Output pin ch.8 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P074		General-Purpose I/O Port
	PWM1P3		SMC Output pin ch.3
	AN20		ADC Analog Input pin ch.20
57	PPG12_1	⊢ κ	PPG Output pin ch.12 relocation 1
	ICU9_1		Input Capture Input pin ch.9 relocation 1
	SCK8_1		Multi-function Serial Clock I/O pin ch.8 relocation 1
	P075		General-Purpose I/O Port
	PWM1M3		SMC Output pin ch.3
	AN21		ADC Analog Input pin ch.21
58	PPG13_1	- κ	PPG Output pin ch.13 relocation 1
	ICU8_1		Input Capture Input pin ch.8 relocation 1
	SIN7_1		LIN_UART Serial Input pin ch.7 relocation 1
	P076		General-Purpose I/O Port
	PWM2P3		SMC Output pin ch.3
	AN22		ADC Analog Input pin ch.22
59	PPG14_1	- κ	PPG Output pin ch.14 relocation 1
	ICU7_1		Input Capture Input pin ch.7 relocation 1
	SOT7_1		LIN_UART Serial Output pin ch.7 relocation 1
	P077		General-Purpose I/O Port
	PWM2M3		SMC Output pin ch.3
00	AN23		ADC Analog Input pin ch.23
60	PPG15_1	- κ	PPG Output pin ch.15 relocation 1
	ICU6_1		Input Capture Input pin ch.6 relocation 1
	SCK7_1		LIN_UART Serial Clock I/O pin ch.7 relocation 1
	P080		General-Purpose I/O Port
	PWM1P4		SMC Output pin ch.4
00	AN24		ADC Analog Input pin ch.24
63	SIN6_0	⊢ κ	LIN_UART Serial Input pin ch.6 relocation 0
	PPG16_0		PPG Output pin ch.16 relocation 0
	AINO_2		Up/down Counter AIN Input pin ch.0 relocation 2
	P081		General-Purpose I/O Port
	PWM1M4		SMC Output pin ch.4
	AN25		ADC Analog Input pin ch.25
64	SOT6_0	К	LIN_UART Serial Output pin ch.6 relocation 0
	PPG17_0		PPG Output pin ch.17 relocation 0
	BIN0_2		Up/down Counter BIN Input pin ch.0 relocation 2
	P082		General-Purpose I/O Port
	PWM2P4		SMC Output pin ch.4
C.F.	AN26		ADC Analog Input pin ch.26
65	SCK6_0	K	LIN_UART Serial Clock I/O pin ch.6 relocation 0
	PPG18_0		PPG Output pin ch.18 relocation 0
	ZIN0_2		Up/down Counter ZIN Input pin ch.0 relocation 2



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P083		General-Purpose I/O Port
	PWM2M4		SMC Output pin ch.4
66	AN27	к	ADC Analog Input pin ch.27
	ICU0_2		Input Capture Input pin ch.0 relocation 2
	PPG19_0		PPG Output pin ch.19 relocation 0
	P084		General-Purpose I/O Port
	PWM1P5		SMC Output pin ch.5
67	AN28	К	ADC Analog Input pin ch.28
	ICU1_2		Input Capture Input pin ch.1 relocation 2
	PPG20_0		PPG Output pin ch.20 relocation 0
	P085		General-Purpose I/O Port
	PWM1M5		SMC Output pin ch.5
68	AN29	К	ADC Analog Input pin ch.29
	ICU2_2		Input Capture Input pin ch.2 relocation 2
	PPG21_0		PPG Output pin ch.21 relocation 0
	P086		General-Purpose I/O Port
	PWM2P5		SMC Output pin ch.5
69	AN30	К	ADC Analog Input pin ch.30
	ICU3_2		Input Capture Input pin ch.3 relocation 2
	PPG22_0		PPG Output pin ch.22 relocation 0
	P087		General-Purpose I/O Port
	PWM2M5		SMC Output pin ch.5
70	AN31	К	ADC Analog Input pin ch.31
	ICU4_2		Input Capture Input pin ch.4 relocation 2
	PPG23_0		PPG Output pin ch.23 relocation 0
	P090		General-Purpose I/O Port
73	ADTG	M	ADC External Trigger Input pin
	PPG0_2		PPG Output pin ch.0 relocation 2
	P100		General-Purpose I/O Port
	SIN4_1		LIN_UART Serial Input pin ch.4 relocation 1
74	AN0	J	ADC Analog Input pin ch.0
	TIN0_1		Reload Timer Event Input pin ch.0 relocation 1
	PPG8_0		PPG Output pin ch.8 relocation 0
	P101		General-Purpose I/O Port
	SOT4_1		LIN_UART Serial Output pin ch.4 relocation 1
75	AN1	J	ADC Analog Input pin ch.1
	TIN1_1		Reload Timer Event Input pin ch.1 relocation 1
	PPG9_0		PPG Output pin ch.9 relocation 0



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P102		General-Purpose I/O Port
	SCK4_1		LIN_UART Serial Clock I/O pin ch.4 relocation 1
	AN2	Ī.	ADC Analog Input pin ch.2
76	TIN2_1	- J	Reload Timer Event Input pin ch.2 relocation 1
	PPG10_0		PPG Output pin ch.10 relocation 0
	ICU6_2		Input Capture Input pin ch.6 relocation 2
	P103		General-Purpose I/O Port
	SIN5_1		LIN_UART Serial Input pin ch.5 relocation 1
 	AN3	Ī.	ADC Analog Input pin ch.3
77	TIN3_1	J	Reload Timer Event Input pin ch.3 relocation 1
	PPG1_1		PPG Output pin ch.1 relocation 1
	ICU7_2		Input Capture Input pin ch.7 relocation 2
	P104		General-Purpose I/O Port
	SOT5_1		LIN_UART Serial Output pin ch.5 relocation 1
70	AN4	7.	ADC Analog Input pin ch.4
78	TOT0_1	J	Reload Timer Output pin ch.0 relocation 1
	PPG2_1		PPG Output pin ch.2 relocation 1
	ICU8_2		Input Capture Input pin ch.8 relocation 2
	P105		General-Purpose I/O Port
	SCK5_1		LIN_UART Serial Clock I/O pin ch.5 relocation 1
79	AN5	_ J	ADC Analog Input pin ch.5
	TOT1_1] 3	Reload Timer Output pin ch.1 relocation 1
	PPG3_1		PPG Output pin ch.3 relocation 1
	ICU9_2		Input Capture Input pin ch.9 relocation 2
	P106		General-Purpose I/O Port
	AN6		ADC Analog Input pin ch.6
80	PPG4_1	J	PPG Output pin ch.4 relocation 1
	ICU10_2		Input Capture Input pin ch.10 relocation 2
	SGA4_1		Sound Generator SGA Output pin ch.4 relocation 1
	P107		General-Purpose I/O Port
	AN7		ADC Analog Input pin ch.7
81	PPG5_1	_ _	PPG Output pin ch.5 relocation 1
01	DAO1		DAC Output pin ch.1
	ICU11_2		Input Capture Input pin ch.11 relocation 2
	SGO4_1		Sound Generator SGO Output pin ch.4 relocation 1
	P123		General-Purpose I/O Port
	OCU1_0		Output Compare Output pin ch.1 relocation 0
85	PPG8_2	L	PPG Output pin ch.8 relocation 2
	DAO0		DAC Output pin ch.0
	AN39		ADC Analog Input pin ch.39



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P122		General-Purpose I/O Port
	OCU0_0		Output Compare Output pin ch.0 relocation 0
00	SCK5_0	╗.	LIN_UART Serial Clock I/O pin ch.5 relocation 0
86	TOT3_0	J	Reload Timer Output pin ch.3 relocation 0
	PPG7_2		PPG Output pin ch.7 relocation 2
	AN38		ADC Analog Input pin ch.38
	P121		General-Purpose I/O Port
	FRCK0_0		Free-Run Timer Clock Input pin ch.0 relocation 0
	SOT5_0		LIN_UART Serial Output pin ch.5 relocation 0
87	INT7_0	J	External Interrupt Request Input pin ch.7 relocation 0
	TOT2_0		Reload Timer Output pin ch.2 relocation 0
	PPG6_2		PPG Output pin ch.6 relocation 2
	AN37		ADC Analog Input pin ch.37
	P120		General-Purpose I/O Port
	FRCK1_0		Free-Run Timer Clock Input pin ch.1 relocation 0
	SIN5_0		LIN_UART Serial Input pin ch.5 relocation 0
88	INT6_0	J	External Interrupt Request Input pin ch.6 relocation 0
	TOT1_0		Reload Timer Output pin ch.1 relocation 0
	PPG5_2		PPG Output pin ch.5 relocation 2
	AN36		ADC Analog Input pin ch.36
	P117		General-Purpose I/O Port
	SCK4_0		LIN_UART Serial Clock I/O pin ch.4 relocation 0
	TOT0_0] .	Reload Timer Output pin ch.0 relocation 0
89	SGO3	J	Sound Generator SGO Output pin ch.3
	TRG4		PPG Trigger Input pin 4 (ch.16-ch.19)
	FRCK2_0		Free-Run Timer Clock Input pin ch.2 relocation 0
	AN35		ADC Analog Input pin ch.35
	P116		General-Purpose I/O Port
	SOT4_0		LIN_UART Serial Output pin ch.4 relocation 0
90	TIN3_0		Reload Timer Event Input pin ch.3 relocation 0
	SGA3	J	Sound Generator SGA Output pin ch.3
	FRCK3_0		Free-Run Timer Clock Input pin ch.3 relocation 0
	AN34		ADC Analog Input pin ch.34
	P115		General-Purpose I/O Port
	SIN4_0		LIN_UART Serial Input pin ch.4 relocation 0
01	TIN2_0	_] ,	Reload Timer Event Input pin ch.2 relocation 0
91	SGO2	J	Sound Generator SGO Output pin ch.2
	FRCK4_0	7	Free-Run Timer Clock Input pin ch.4 relocation 0
	AN33		ADC Analog Input pin ch.33



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P114		General-Purpose I/O Port
	SCK3_0		LIN_UART Serial Clock I/O pin ch.3 relocation 0
	TIN1_0		Reload Timer Event Input pin ch.1 relocation 0
92	ICU5_1	J	Input Capture Input pin ch.5 relocation 1
	SGA2		Sound Generator SGA Output pin ch.2
	TRG3		PPG Trigger Input pin 3 (ch.12-ch.15)
	AN32		ADC Analog Input pin ch.32
	P137		General-Purpose I/O Port
95	(X0A)	M (Y)	Sub Clock oscillation Input pin (only dual clock product)
	P136		General-Purpose I/O Port
96	(X1A)	M (Y)	Sub Clock oscillation Output pin (only dual clock product)
97	NMIX	R	NMI Pin
	P097		General-Purpose I/O Port
	WOT		RTC Overflow Output pin
	SOT3_0		LIN_UART Serial Output pin ch.3 relocation 0
98	INT8_0	М	External Interrupt Request Input pin ch.8 relocation 0
	TINO_0		Reload Timer Event Input pin ch.0 relocation 0
	ICU4_1		Input Capture Input pin ch.4 relocation 1
	PPG0_1		PPG Output pin ch.0 relocation 1
	P094		General-Purpose I/O Port
	SGO1		Sound Generator SGO Output pin ch.1
99	SIN3_0		LIN_UART Serial Input pin ch.3 relocation 0
99	INT15_0	M	External Interrupt Request Input pin ch.15 relocation 0
	ICU1_1		Input Capture Input pin ch.1 relocation 1
	PPG9_1		PPG Output pin ch.9 relocation 1
	P093		General-Purpose I/O Port
	SGA1		Sound Generator SGA Output pin ch.1
100	SOT2_0	— м	LIN_UART Serial Output pin ch.2 relocation 0
100	INT14_0	IVI	External Interrupt Request Input pin ch.14 relocation 0
	ICU3_1		Input Capture Input pin ch.3 relocation 1
	PPG8_1		PPG Output pin ch.8 relocation 1
	P092		General-Purpose I/O Port
	SG00		Sound Generator SGO Output pin ch.0
	SCK2_0		LIN_UART Serial Clock I/O pin ch.2 relocation 0
101	INT13_0	M	External Interrupt Request Input pin ch.13 relocation 0
	TOT3_1		Reload Timer Output pin ch.3 relocation 1
	ICU0_1		Input Capture Input pin ch.0 relocation 1
	PPG7_1		PPG Output pin ch.7 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P091		General-Purpose I/O Port
	SGA0		Sound Generator SGA Output pin ch.0
	SIN2_0		LIN_UART Serial Input pin ch.2 relocation 0
102	INT12_0	М	External Interrupt Request Input pin ch.12 relocation 0
	TOT2_1		Reload Timer Output pin ch.2 relocation 1
	ICU2_1		Input Capture Input pin ch.2 relocation 1
	PPG6_1		PPG Output pin ch.6 relocation 1
	P110		General-Purpose I/O Port
400	TX1	<u> </u>	CAN TX Data Output pin ch.1
103	PPG1_2	M	PPG Output pin ch.1 relocation 2
	FRCK5_0		Free-Run Timer Clock Input pin ch.5 relocation 0
	P111		General-Purpose I/O Port
404	RX1		CAN RX Data Input pin ch.1
104	INT10_0	M	External Interrupt Request Input pin ch.10 relocation 0
	PPG2_2		PPG Output pin ch.2 relocation 2
	P112		General-Purpose I/O Port
105	TX2	М	CAN TX Data Output pin ch.2
	PPG3_2		PPG Output pin ch.3 relocation 2
	P113		General-Purpose I/O Port
	RX2	<u> </u>	CAN RX Data Input pin ch.2
106	INT11_0	M	External Interrupt Request Input pin ch.11 relocation 0
	PPG4_2		PPG Output pin ch.4 relocation 2
107	RSTX	R	Reset Pin
110	DEBUGIF	В	DEBUG I/F pin
	P095		General-Purpose I/O Port
111	TX0	М	CAN TX Data Output pin ch.0
	PPG10_1		PPG Output pin ch.10 relocation 1
	P096		General-Purpose I/O Port
112	RX0	М	CAN RX Data Input pin ch.0
	INT9_0		External Interrupt Request Input pin ch.9 relocation 0
	P124		General-Purpose I/O Port
	OCU2_0		Output Compare Output pin ch.2 relocation 0
113	ICU5_2	M	Input Capture Input pin ch.5 relocation 2
	PPG9_2		PPG Output pin ch.9 relocation 2
114	MD0	Α	Mode Pin 0
115	MD1	Α	Mode Pin 1
116	MD2	R2	Mode Pin 2
117	X0	Х	Main Clock oscillation Input pin
118	X1	Х	Main Clock oscillation Output pin
	P125		General-Purpose I/O Port
400	OCU3_0		Output Compare Output pin ch.3 relocation 0
120	ICU0_0	M	Input Capture Input pin ch.0 relocation 0
	PPG10_2		PPG Output pin ch.10 relocation 2



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P126		General-Purpose I/O Port
	TRG0		PPG Trigger Input pin 0 (ch.0-ch.3)
121	SIN0_0	М	Multi-function Serial Input pin ch.0 relocation 0
	INT1_0		External Interrupt Request Input pin ch.1 relocation 0
	OCU4_0		Output Compare Output pin ch.4 relocation 0
	P127		General-Purpose I/O Port
122	SOT0_0	N	Multi-function Serial Output pin ch.0 relocation 0
	OCU5_0		Output Compare Output pin ch.5 relocation 0
	P130		General-Purpose I/O Port
	SCK0_0		Multi-function Serial Clock I/O pin ch.0 relocation 0
123	INTO_0	N	External Interrupt Request Input pin ch.0 relocation 0
	ICU1_0		Input Capture Input pin ch.1 relocation 0
	TIOA0		Base Timer Output pin ch.0
	P131		General-Purpose I/O Port
	TRG1		PPG Trigger Input pin 1 (ch.4-ch.7)
404	SIN1_0	<u> </u>	Multi-function Serial Input pin ch.1 relocation 0
124	INT4_0	M	External Interrupt Request Input pin ch.4 relocation 0
	ICU2_0		Input Capture Input pin ch.2 relocation 0
	TIOA1		Base Timer I/O pin ch.1
	P132		General-Purpose I/O Port
	SOT1_0		Multi-function Serial Output pin ch.1 relocation 0
125	INT2_0	N	External Interrupt Request Input pin ch.2 relocation 0
	ICU3_0		Input Capture Input pin ch.3 relocation 0
	TIOB0		Base Timer Input pin ch.0
	P133		General-Purpose I/O Port
	SCK1_0		Multi-function Serial Clock I/O pin ch.1 relocation 0
	INT3_0		External Interrupt Request Input pin ch.3 relocation 0
126	ICU4_0	N	Input Capture Input pin ch.4 relocation 0
	TIOB1		Base Timer Input pin ch.1
	PPG11_1		PPG Output pin ch.11 relocation 1
	TRG5		PPG Trigger Input pin 5 (ch.20-ch.23)
	P134		General-Purpose I/O Port
	TRG2		PPG Trigger Input pin 2 (ch.8-ch.11)
127	INT5_0	М	External Interrupt Request Input pin ch.5 relocation 0
	ICU5_0		Input Capture Input pin ch.5 relocation 0
	PPG1_3		PPG Output pin ch.1 relocation 3
	P000		General-Purpose I/O Port
	D16_0		External Bus Data I/O pin
	SIN2_1		LIN_UART Serial Input pin ch.2 relocation 1
131	TIN0_2	M	Reload Timer Event Input pin ch.0 relocation 2
	PPG0_0		PPG Output pin ch.0 relocation 0
	D24_1		External Bus Data I/O pin
	INTO_1		External Interrupt Request Input pin ch.0 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P001		General-Purpose I/O Port
	D17_0		External Bus Data I/O pin
	SOT2_1		LIN_UART Serial Output pin ch.2 relocation 1
132	TIN1_2	M	Reload Timer Event Input pin ch.1 relocation 2
	PPG1_0		PPG Output pin ch.1 relocation 0
	D25_1		External Bus Data I/O pin
	INT1_1		External Interrupt Request Input pin ch.1 relocation 1
	P002		General-Purpose I/O Port
	D18_0		External Bus Data I/O pin
	SCK2_1		LIN_UART Serial Clock I/O pin ch.2 relocation 1
133	TIN2_2	М	Reload Timer Event Input pin ch.2 relocation 2
	PPG2_0		PPG Output pin ch.2 relocation 0
	D26_1		External Bus Data I/O pin
	INT2_1		External Interrupt Request Input pin ch.2 relocation 1
	P003		General-Purpose I/O Port
	D19_0		External Bus Data I/O pin
	SIN3_1		LIN_UART Serial Input pin ch.3 relocation 1
134	TIN3_2	М	Reload Timer Event Input pin ch.3 relocation 2
	PPG3_0		PPG Output pin ch.3 relocation 0
	D27_1		External Bus Data I/O pin
	INT3_1		External Interrupt Request Input pin ch.3 relocation 1
	P004		General-Purpose I/O Port
	D20_0		External Bus Data I/O pin
	SOT3_1		LIN_UART Serial Output pin ch.3 relocation 1
135	TOT0_2	M	Reload Timer Output pin ch.0 relocation 2
	PPG4_0		PPG Output pin ch.4 relocation 0
	D28_1		External Bus Data I/O pin
	INT4_1		External Interrupt Request Input pin ch.4 relocation 1
	P005		General-Purpose I/O Port
	D21_0		External Bus Data I/O pin
	SCK3_1		LIN_UART Serial Clock I/O pin ch.3 relocation 1
136	TOT1_2	M	Reload Timer Output pin ch.1 relocation 2
	PPG5_0		PPG Output pin ch.5 relocation 0
	D29_1		External Bus Data I/O pin
	INT5_1		External Interrupt Request Input pin ch.5 relocation 1
	P006		General-Purpose I/O Port
	D22_0		External Bus Data I/O pin
127	TOT2_2	N	Reload Timer Output pin ch.2 relocation 2
137	PPG6_0	М	PPG Output pin ch.6 relocation 0
	D30_1		External Bus Data I/O pin
	INT6_1		External Interrupt Request Input pin ch.6 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P007		General-Purpose I/O Port
	D23_0		External Bus Data I/O pin
400	TOT3_2	.,	Reload Timer Output pin ch.3 relocation 2
138	PPG7_0	M	PPG Output pin ch.7 relocation 0
	D31_1		External Bus Data I/O pin
	INT7_1		External Interrupt Request Input pin ch.7 relocation 1
	P010		General-Purpose I/O Port
	D24_0		External Bus Data I/O pin
139	SEG0	H/I4*1	LCDC Segment(Duty)Output pin
	D16_1		External Bus Data I/O pin
	INT8_1		External Interrupt Request Input pin ch.8 relocation 1
	P011		General-Purpose I/O Port
	D25_0		External Bus Data I/O pin
140	SEG1	H/I4*1	LCDC Segment(Duty)Output pin
	D17_1		External Bus Data I/O pin
	INT9_1		External Interrupt Request Input pin ch.9 relocation 1
	P012		General-Purpose I/O Port
	D26_0		External Bus Data I/O pin
141	SEG2	H/I4*1	LCDC Segment(Duty)Output pin
	D18_1		External Bus Data I/O pin
	INT10_1		External Interrupt Request Input pin ch.10 relocation 1
	P013		General-Purpose I/O Port
	D27_0	H/I4*1	External Bus Data I/O pin
142	SEG3		LCDC Segment(Duty)Output pin
	D19_1		External Bus Data I/O pin
	INT11_1		External Interrupt Request Input pin ch.11 relocation 1
	P014		General-Purpose I/O Port
	D28_0		External Bus Data I/O pin
143	SEG4	H/I4*1	LCDC Segment(Duty)Output pin
	D20_1		External Bus Data I/O pin
	INT12_1		External Interrupt Request Input pin ch.12 relocation 1
1	VCCE	-	+3.3v/+5.0v Power Supply pin
20	VCCE	-	+3.3v/+5.0v Power Supply pin
21	VSS	-	GND pin
36	VCC5	-	+5.0v Power Supply pin
37	VSS	-	GND pin
41	DVCC	-	Power Supply pin for SMC high current
42	DVSS	-	GND pin for SMC high current
51	DVCC	-	Power Supply pin for SMC high current
52	DVSS	-	GND pin for SMC high current
61	DVCC	-	Power Supply pin for SMC high current
62	DVSS	-	GND pin for SMC high current
71	DVCC	-	Power Supply pin for SMC high current
-	1		



Pin Number	Pin Name	I/O Circuit Type	Function Description
72	DVSS	-	GND pin for SMC high current
82	AVSS/AVRL	-	ADC, DAC GND pin / Low Reference Voltage pin
83	AVRH	-	ADC High Reference Voltage pin
84	AVCC	-	ADC,DAC Analog Power Supply pin
93	VCC5	-	+5.0v Power Supply pin
94	VSS	-	GND pin
108	VCC5	-	+5.0v Power Supply pin
109	VSS	-	GND pin
119	VSS	-	GND pin
128	VCC5	-	+5.0v Power Supply pin
129	VSS	-	GND pin
130	С	-	External Capacitance Connection Pin
144	VSS	-	GND pin

^{*1:} I/O circuit type H is applied to CY91F575/7 and type I4 applied to CY91F578/9.



5. Pin Description (LQFP-208)

Pin Number	Pin Name	I/O Circuit Type	Function Description
1	VCCE	-	+3.3v/+5.0v Power Supply pin
	P171		General-Purpose I/O Port
2	A03	M2	External Bus Address Output pin
	P172	1.40	General-Purpose I/O Port
3	A04	M2	External Bus Address Output pin
_	P173	1.40	General-Purpose I/O Port
4	A05	M2	External Bus Address Output pin
F	P174	Mo	General-Purpose I/O Port
5	A06	M2	External Bus Address Output pin
6	P175	Ma	General-Purpose I/O Port
6	A07	M2	External Bus Address Output pin
7	P176	Ma	General-Purpose I/O Port
7	A08	M2	External Bus Address Output pin
0	P177	Ma	General-Purpose I/O Port
8	A09	M2	External Bus Address Output pin
0	P180	Mo	General-Purpose I/O Port
9	A10	M2	External Bus Address Output pin
40	P181	140	General-Purpose I/O Port
10	A11	M2	External Bus Address Output pin
44	P182		General-Purpose I/O Port
11	A12	M2	External Bus Address Output pin
40	P183	Mo	General-Purpose I/O Port
12	A13	M2	External Bus Address Output pin
40	P184	M2	General-Purpose I/O Port
13	A14		External Bus Address Output pin
4.4	P185	Mo	General-Purpose I/O Port
14	A15	M2	External Bus Address Output pin
45	P186	Mo	General-Purpose I/O Port
15	A16	M2	External Bus Address Output pin
16	P187	- M2	General-Purpose I/O Port
16	A17	IVIZ	External Bus Address Output pin
47	P190	Ma	General-Purpose I/O Port
17	A18	M2	External Bus Address Output pin
40	P191	- M2	General-Purpose I/O Port
18	A19	- IVIZ	External Bus Address Output pin
10	P192	M2	General-Purpose I/O Port
19	A20	IVIZ	External Bus Address Output pin
20	P193	M2	General-Purpose I/O Port
20	A21	IVIZ	External Bus Address Output pin
21	VCCE	-	+3.3v/+5.0v Power Supply pin
22	VSS	-	GND pin
22	P194	M2	General-Purpose I/O Port
23	SYSCLK	M2	External Bus Clock Output pin
24	P195	M2	General-Purpose I/O Port
24	CS2X	M2	External Bus Chip-Select 2 Output pin
25	P196	Ma	General-Purpose I/O Port
25	CS3X	M2	External Bus Chip-Select 3 Output pin
26	P197	Ma	General-Purpose I/O Port
26	RDY	M2	External Bus RDY Input pin

Document Number: 002-04725 Rev. *B



Pin Number	Pin Name	I/O Circuit Type	Function Description
27	VCC5	-	+5.0v Power Supply pin
28	VSS	-	GND pin
29	P010		General-Purpose I/O Port
	SEG0	⊣ μ	LCDC Segment(Duty)Output pin
29	INT8_1	Н	External Interrupt Request Input pin ch.8 relocation 1
	P011		General-Purpose I/O Port
30	SEG1		LCDC Segment(Duty)Output pin
	INT9_1		External Interrupt Request Input pin ch.9 relocation 1
31	P012		General-Purpose I/O Port
	SEG2		LCDC Segment(Duty)Output pin
	INT10_1		External Interrupt Request Input pin ch.10 relocation 1
	P013		General-Purpose I/O Port
32	SEG3	1	LCDC Segment(Duty)Output pin
	INT11_1		External Interrupt Request Input pin ch.11 relocation 1
	P014		General-Purpose I/O Port
33	SEG4	1	LCDC Segment(Duty)Output pin
	INT12_1		External Interrupt Request Input pin ch.12 relocation 1
	P015		General-Purpose I/O Port
34	SEG5	- ,	LCDC Segment(Duty)Output pin
•	INT13_1		External Interrupt Request Input pin ch.13 relocation 1
	P016		General-Purpose I/O Port
35	SEG6	- ,	LCDC Segment(Duty)Output pin
	INT14_1		External Interrupt Request Input pin ch.14 relocation 1
	P017		General-Purpose I/O Port
36	SEG7	1	LCDC Segment(Duty)Output pin
	INT15_1		External Interrupt Request Input pin ch.15 relocation 1
	P020		General-Purpose I/O Port
	SEG8		LCDC Segment(Duty)Output pin
37	ICU6_0	⊣ I	Input Capture Input pin ch.6 relocation 0
	OCU0_1		Output Compare Output pin ch.0 relocation 1
	P021		General-Purpose I/O Port
	SEG9		LCDC Segment(Duty)Output pin
38	ICU7_0	- I - -	Input Capture Input pin ch.7 relocation 0
	OCU1_1		Output Compare Output pin ch.1 relocation 1
	P022		General-Purpose I/O Port
	SEG10		LCDC Segment(Duty)Output pin
39	ICU8_0	- I -	Input Capture Input pin ch.8 relocation 0
	OCU2_1		Output Compare Output pin ch.2 relocation 1
	P023		General-Purpose I/O Port
	SEG11	-	LCDC Segment(Duty)Output pin
40	ICU9_0	⊣ I	Input Capture Input pin ch.9 relocation 0
	OCU3_1		Output Compare Output pin ch.3 relocation 1
	P024		General-Purpose I/O Port
	SEG12	-	LCDC Segment(Duty)Output pin
41	ICU10_0	⊣ I	Input Capture Input pin ch.10 relocation 0
	OCU11_0	-	Output Compare Output pin ch.11 relocation 0
	P025		General-Purpose I/O Port
	SEG13	-	LCDC Segment(Duty)Output pin
42	ICU11_0	 	Input Capture Input pin ch.11 relocation 0



l l	P026		General-Purpose I/O Port
40	SEG14	1.	LCDC Segment(Duty)Output pin
43	SIN6_1	7'	LIN_UART Serial Input pin ch.6 relocation 1
	OCU9_0		Output Compare Output pin ch.9 relocation 0
	P027		General-Purpose I/O Port
	SEG15	7 .	LCDC Segment(Duty)Output pin
44	SOT6_1		LIN_UART Serial Output pin ch.6 relocation 1
	OCU8_0	1	Output Compare Output pin ch.8 relocation 8
45	P030	1	General-Purpose I/O Port
	SEG16		LCDC Segment(Duty)Output pin
45	SCK6_1		LIN_UART Serial Clock I/O pin ch.6 relocation 1
	P031		General-Purpose I/O Port
46	SEG17	1	LCDC Segment(Duty)Output pin
	SIN9_0		Multi-function Serial Input pin ch.9 relocation 0
	P032		General-Purpose I/O Port
	SEG18		LCDC Segment(Duty)Output pin
47	SOT9_0	-	Multi-function Serial Output pin ch.9 relocation 0
	OCU7_0		Output Compare Output pin ch.7 relocation 7
	P033		General-Purpose I/O Port
	SEG19	_	LCDC Segment(Duty)Output pin
48	SCK9_0	 	Multi-function Serial Clock I/O pin ch.9 relocation 0
	OCU6_0	-	Output Compare Output pin ch.6 relocation 6
	P034		General-Purpose I/O Port
	SEG20	-	LCDC Segment(Duty)Output pin
49	SIN8_0	 	Multi-function Serial Input pin ch.8 relocation 0
	OCU5_1	_	Output Compare Output pin ch.5 relocation 1
	P035		General-Purpose I/O Port
	SEG21	-	LCDC Segment(Duty)Output pin
50	SOT8_0	 	Multi-function Serial Output pin ch.8 relocation 0
	OCU4_1	-	Output Compare Output pin ch.4 relocation 1
	P036		General-Purpose I/O Port
	SEG22	-	LCDC Segment(Duty)Output pin
51	PPG11_0	 	PPG Output pin ch.11 relocation 0
	SCK8_0	-	Multi-function Serial Clock I/O pin ch.8 relocation 0
52	VCC5	-	+5.0v Power Supply pin
53	VSS	-	GND pin
	P037		General-Purpose I/O Port
	SEG23	1	LCDC Segment(Duty)Output pin
54	ST0	1,	LCDC Segment(Static)Output pin
	PPG12 0	1	PPG Output pin ch.12 relocation 0
	SIN7_0	1	LIN UART Serial Input pin ch.7 relocation 0
	P040		General-Purpose I/O Port
	SEG24	1	LCDC Segment(Duty)Output pin
55	ST1		LCDC Segment(Static)Output pin
	PPG13_0		PPG Output pin ch.13 relocation 0
	SOT7_0	-	LIN_UART Serial Output pin ch.7 relocation 0



Pin Number	Pin Name	I/O Circuit Type	Function Description
56	P041		General-Purpose I/O Port
	SEG25		LCDC Segment(Duty)Output pin
	ST2	ı	LCDC Segment(Static)Output pin
	PPG14_0		PPG Output pin ch.14 relocation 0
	SCK7_0		LIN_UART Serial Clock I/O pin ch.7 relocation 0
57	VCC5	-	+5.0v Power Supply pin
58	VSS	-	GND pin
	P042		General-Purpose I/O Port
	SEG26		LCDC Segment(Duty)Output pin
59	ST3	1	LCDC Segment(Static)Output pin
	PPG15_0		PPG Output pin ch.15 relocation 0
	AIN0_0		Up/down Counter AIN Input pin ch.0 relocation 0
	P043		General-Purpose I/O Port
	SEG27		LCDC Segment(Duty)Output pin
60	ST4	╗,	LCDC Segment(Static)Output pin
60	BIN0_0	<u> </u>	Up/down Counter BIN Input pin ch.0 relocation 0
	SGA4_0		Sound Generator SGA Output pin ch.4 relocation 0
	OCU6_1		Output Compare Output pin ch.6 relocation 1
	P044		General-Purpose I/O Port
	SEG28		LCDC Segment(Duty)Output pin
64	ST5	<u> </u>	LCDC Segment(Static)Output pin
61	ZIN0_0	7'	Up/down Counter ZIN Input pin ch.0 relocation 0
	SGO4_0		Sound Generator SGO Output pin ch.4 relocation 0
	OCU7_1		Output Compare Output pin ch.7 relocation 1
	P045		General-Purpose I/O Port
	SEG29		LCDC Segment(Duty)Output pin
62	ST6	1	LCDC Segment(Static)Output pin
	AIN1_0		Up/down Counter AIN Input pin ch.1 relocation 0
	SIN8_2		Multi-function Serial Input pin ch.8 relocation 2
	P046		General-Purpose I/O Port
	SEG30		LCDC Segment(Duty)Output pin
63	ST7	1	LCDC Segment(Static)Output pin
	BIN1_0		Up/down Counter BIN Input pin ch.1 relocation 0
	SOT8_2		Multi-function Serial Output pin ch.8 relocation 2
	P047		General-Purpose I/O Port
	SEG31		LCDC Segment(Duty)Output pin
64	ST8	1	LCDC Segment(Static)Output pin
	ZIN1_0		Up/down Counter ZIN Input pin ch.1 relocation 0
	SCK8_2		Multi-function Serial Clock I/O pin ch.8 relocation 2
	P050		General-Purpose I/O Port
65	COM0	I	LCDC Segment(Duty)Common Output pin
	OCU8_1		Output Compare Output pin ch.8 relocation 1
	P051		General-Purpose I/O Port
66	COM1	<u></u> 1	LCDC Segment(Duty)Common Output pin
	OCU9_1		Output Compare Output pin ch.9 relocation 1
	P052		General-Purpose I/O Port
67	COM2	I	LCDC Segment(Duty)Common Output pin
	OCU10_1		Output Compare Output pin ch.10 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P053		General-Purpose I/O Port
68	COM3	1	LCDC Segment(Duty)Common Output pin
	OCU11_1		Output Compare Output pin ch.11 relocation 1
69	P054		General-Purpose I/O Port
	V0	12	LCDC Reference Voltage V0 Input pin
	FRCK0_1		Free-Run Timer Clock Input pin ch.0 relocation 1
	P055		General-Purpose I/O Port
70	V1	l2	LCDC Reference Voltage V1 Input pin
	FRCK1_1		Free-Run Timer Clock Input pin ch.1 relocation 1
	P056		General-Purpose I/O Port
71	V2	l2	LCDC Reference Voltage V2 Input pin
	FRCK2_1	7	Free-Run Timer Clock Input pin ch.2 relocation 1
	P057		General-Purpose I/O Port
72	V3	13	LCDC Reference Voltage V3 Input pin
	FRCK3_1	7	Free-Run Timer Clock Input pin ch.3 relocation 1
73	DVCC	-	Power Supply pin for SMC high current
74	DVSS	-	GND pin for SMC high current
	P060		General-Purpose I/O Port
75	PWM1P0	K	SMC Output pin ch.0
	AN8	7	ADC Analog Input pin ch.8
	P061		General-Purpose I/O Port
	PWM1M0	7.,	SMC Output pin ch.0
76	AN9	⊢ K	ADC Analog Input pin ch.9
	SIN1_1	7	Multi-function Serial Input pin ch.1 relocation 1
77	P062	К	General-Purpose I/O Port
	PWM2P0		SMC Output pin ch.0
	AN10	7.,	ADC Analog Input pin ch.10
77	SOT1_1	- к -	Multi-function Serial Output pin ch.1 relocation 1
	ZIN1_1		Up/down Counter ZIN Input pin ch.1 relocation 1
	P063	К	General-Purpose I/O Port
	PWM2M0		SMC Output pin ch.0
78	AN11		ADC Analog Input pin ch.11
	SCK1_1		Multi-function Serial Clock I/O pin ch.1 relocation 1
	BIN1_1		Up/down Counter BIN Input pin ch.1 relocation 1
	P064		General-Purpose I/O Port
	PWM1P1	7	SMC Output pin ch.1
79	AN12	K	ADC Analog Input pin ch.12
	SIN0_1		Multi-function Serial Input pin ch.0 relocation 1
	AIN1_1		Up/down Counter AIN Input pin ch.1 relocation 1
	P065		General-Purpose I/O Port
	PWM1M1		SMC Output pin ch.1
80	AN13	К	ADC Analog Input pin ch.13
- -	SOT0_1		Multi-function Serial Output pin ch.0 relocation 1
	ZIN0_1		Up/down Counter ZIN Input pin ch.0 relocation 1
	P066		General-Purpose I/O Port
	PWM2P1	╡	SMC Output pin ch.1
81	AN14	К	ADC Analog Input pin ch.14
	SCK0_1		Multi-function Serial Clock I/O pin ch.0 relocation 1
	BIN0_1	=	Up/down Counter BIN Input pin ch.0 relocation 1
	<u> </u>		The second contraction of the second contrac



Pin Number	Pin Name	I/O Circuit Type	Function Description
82	P067		General-Purpose I/O Port
	PWM2M1		SMC Output pin ch.1
	AN15	К	ADC Analog Input pin ch.15
	SIN9_1		Multi-function Serial Input pin ch.9 relocation 1
	AIN0_1		Up/down Counter AIN Input pin ch.0 relocation 1
83	DVCC	-	Power Supply pin for SMC high current
84	DVSS	-	GND pin for SMC high current
	P070		General-Purpose I/O Port
0.5	PWM1P2		SMC Output pin ch.2
85	AN16	K	ADC Analog Input pin ch.16
	SOT9_1		Multi-function Serial Output pin ch.9 relocation 1
	P071		General-Purpose I/O Port
00	PWM1M2		SMC Output pin ch.2
86	AN17	- К	ADC Analog Input pin ch.17
	SCK9_1		Multi-function Serial Clock I/O pin ch.9 relocation 1
	P072		General-Purpose I/O Port
	PWM2P2		SMC Output pin ch.2
87	AN18	К	ADC Analog Input pin ch.18
	SIN8_1		Multi-function Serial Input pin ch.8 relocation 1
	ICU11_1		Input Capture Input pin ch.11 relocation 1
	P073		General-Purpose I/O Port
	PWM2M2	к	SMC Output pin ch.2
88	AN19		ADC Analog Input pin ch.19
	SOT8_1		Multi-function Serial Output pin ch.8 relocation 1
	ICU10_1		Input Capture Input pin ch.10 relocation 1
	P074		General-Purpose I/O Port
	PWM1P3		SMC Output pin ch.3
00	AN20	K	ADC Analog Input pin ch.20
89	SCK8_1		Multi-function Serial Clock I/O pin ch.8 relocation 1
	ICU9_1		Input Capture Input pin ch.9 relocation 1
	PPG12_1		PPG Output pin ch.12 relocation 1
	P075	_ _ к	General-Purpose I/O Port
	PWM1M3		SMC Output pin ch.3
00	AN21		ADC Analog Input pin ch.21
90	SIN7_1		LIN_UART Serial Input pin ch.7 relocation 1
	ICU8_1		Input Capture Input pin ch.8 relocation 1
	PPG13_1		PPG Output pin ch.13 relocation 1
	P076		General-Purpose I/O Port
	PWM2P3		SMC Output pin ch.3
0.4	AN22	K	ADC Analog Input pin ch.22
91	SOT7_1		LIN_UART Serial Output pin ch.7 relocation 1
	ICU7_1		Input Capture Input pin ch.7 relocation 1
	PPG14_1		PPG Output pin ch.14 relocation 1
	P077	К	General-Purpose I/O Port
	PWM2M3		SMC Output pin ch.3
00	AN23		ADC Analog Input pin ch.23
92	SCK7_1		LIN_UART Serial Clock I/O pin ch.7 relocation 1
	ICU6_1		Input Capture Input pin ch.6 relocation 1
	PPG15_1		PPG Output pin ch.15 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
93	DVCC	-	Power Supply pin for SMC high current
94	DVSS	-	GND pin for SMC high current
95	P080	- к	General-Purpose I/O Port
	PWM1P4		SMC Output pin ch.4
	AN24		ADC Analog Input pin ch.24
	SIN6_0		LIN_UART Serial Input pin ch.6 relocation 0
	PPG16_0		PPG Output pin ch.16 relocation 0
	AIN0_2	7	Up/down Counter AIN Input pin ch.0 relocation 2
	P081		General-Purpose I/O Port
	PWM1M4	7	SMC Output pin ch.4
	AN25	1	ADC Analog Input pin ch.25
96	SOT6_0	⊢ K	LIN_UART Serial Output pin ch.6 relocation 0
	PPG17_0	7	PPG Output pin ch.17 relocation 0
	BIN0_2	7	Up/down Counter BIN Input pin ch.0 relocation 2
	P082		General-Purpose I/O Port
	PWM2P4	7	SMC Output pin ch.4
	AN26	1	ADC Analog Input pin ch.26
97	SCK6_0	⊢ K	LIN_UART Serial Clock I/O pin ch.6 relocation 0
	PPG18_0	7	PPG Output pin ch.18 relocation 0
	ZIN0_2	7	Up/down Counter ZIN Input pin ch.0 relocation 2
	P083		General-Purpose I/O Port
	PWM2M4	7	SMC Output pin ch.4
98	AN27	Īκ	ADC Analog Input pin ch.27
	ICU0_2		Input Capture Input pin ch.0 relocation 2
	PPG19_0		PPG Output pin ch.19 relocation 0
	P084		General-Purpose I/O Port
	PWM1P5	K	SMC Output pin ch.5
99	AN28		ADC Analog Input pin ch.28
	ICU1_2		Input Capture Input pin ch.1 relocation 2
	PPG20_0		PPG Output pin ch.20 relocation 0
	P085	_ _ к	General-Purpose I/O Port
	PWM1M5		SMC Output pin ch.5
100	AN29		ADC Analog Input pin ch.29
	ICU2_2		Input Capture Input pin ch.2 relocation 2
	PPG21_0		PPG Output pin ch.21 relocation 0
	P086		General-Purpose I/O Port
101	PWM2P5	K	SMC Output pin ch.5
	AN30		ADC Analog Input pin ch.30
101	ICU3_2	К	Input Capture Input pin ch.3 relocation 2
	PPG22_0		PPG Output pin ch.22 relocation 0
	P087	К	General-Purpose I/O Port
	PWM2M5		SMC Output pin ch.5
102	AN31		ADC Analog Input pin ch.31
	ICU4_2		Input Capture Input pin ch.4 relocation 2
	PPG23_0		PPG Output pin ch.23 relocation 0
103	DVCC	-	Power Supply pin for SMC high current
104	DVSS	-	GND pin for SMC high current
105	Non connection	-	Non connection



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P090		General-Purpose I/O Port
106	ADTG	М	ADC External Trigger Input pin
	PPG0_2	7	PPG Output pin ch.0 relocation 2
	P100		General-Purpose I/O Port
	SIN4_1		LIN_UART Serial Input pin ch.4 relocation 1
107	AN0]]	ADC Analog Input pin ch.0
	TIN0_1		Reload Timer Event Input pin ch.0 relocation 1
	PPG8_0		PPG Output pin ch.8 relocation 0
108	Non connection	-	Non connection
	P101		General-Purpose I/O Port
	SOT4_1	-	LIN_UART Serial Output pin ch.4 relocation 1
109	AN1	- J	ADC Analog Input pin ch.1
100	TIN1_1	1 ~	Reload Timer Event Input pin ch.1 relocation 1
	PPG9 0	1	PPG Output pin ch.9 relocation 0
110	Non connection	-	Non connection
110	P102		General-Purpose I/O Port
	SCK4_1	+	LIN_UART Serial Clock I/O pin ch.4 relocation 1
	AN2	+	•
111		- J	ADC Analog Input pin ch.2 Reload Timer Event Input pin ch.2 relocation 1
	TIN2_1	4	• •
	PPG10_0	4	PPG Output pin ch.10 relocation 0
	ICU6_2		Input Capture Input pin ch.6 relocation 2
	P103	-	General-Purpose I/O Port
	SIN5_1		LIN_UART Serial Input pin ch.5 relocation 1
112	AN3	- J	ADC Analog Input pin ch.3
	TIN3_1	-	Reload Timer Event Input pin ch.3 relocation 1
	PPG1_1		PPG Output pin ch.1 relocation 1
	ICU7_2		Input Capture Input pin ch.7 relocation 2
113	Non connection	-	Non connection
	P104	4	General-Purpose I/O Port
	SOT5_1	4	LIN_UART Serial Output pin ch.5 relocation 1
114	AN4	J	ADC Analog Input pin ch.4
	TOT0_1	4	Reload Timer Output pin ch.0 relocation 0
	PPG2_1	4	PPG Output pin ch.2 relocation 1
	ICU8_2		Input Capture Input pin ch.8 relocation 2
	P105	4	General-Purpose I/O Port
	SCK5_1	4	LIN_UART Serial Clock I/O pin ch.5 relocation 1
115	AN5	_ - J	ADC Analog Input pin ch.5
	TOT1_1	1	Reload Timer Output pin ch.1 relocation 1
	PPG3_1		PPG Output pin ch.3 relocation 1
	ICU9_2		Input Capture Input pin ch.9 relocation 2
116	Non connection	-	Non connection
	P106	_	General-Purpose I/O Port
117	AN6	J	ADC Analog Input pin ch.6
	PPG4_1		PPG Output pin ch.4 relocation 1
117	ICU10_2	_ - J	Input Capture Input pin ch.10 relocation 2
117	SGA4_1		Sound Generator SGA Output pin ch.4 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P107		General-Purpose I/O Port
118	AN7	7	ADC Analog Input pin ch.7
	PPG5_1	٦.	PPG Output pin ch.5 relocation 1
	DAO1	- L	DAC Output pin ch.1
	ICU11_2	7	Input Capture Input pin ch.11 relocation 2
	SGO4_1	7	Sound Generator SGO Output pin ch.4 relocation 1
119	Non connection	-	Non connection
400	AVSS		ADC, DAC GND pin
120	AVRL	7 -	ADC Low Reference Voltage pin
121	AVRH	-	ADC High Reference Voltage pin
122	AVCC	-	ADC,DAC Analog Power Supply pin
123	Non connection	-	Non connection
	P123		General-Purpose I/O Port
	OCU1_0		Output Compare Output pin ch.1 relocation 0
124	PPG8_2	1 L	PPG Output pin ch.8 relocation 2
	DAO0		DAC Output pin ch.0
	AN39		ADC Analog Input pin ch.39
	P122		General-Purpose I/O Port
	OCU0_0		Output Compare Output pin ch.0 relocation 0
	SCK5_0		LIN_UART Serial Clock I/O pin ch.5 relocation 0
125	TOT3_0	- J	Reload Timer Output pin ch.3 relocation 0
	PPG7 2		PPG Output pin ch.7 relocation 2
	AN38		ADC Analog Input pin ch.38
	P121		General-Purpose I/O Port
	FRCK0_0		Free-Run Timer Clock Input pin ch.0 relocation 0
	SOT5_0		LIN_UART Serial Output pin ch.5 relocation 0
126	INT7_0	- J	External Interrupt Request Input pin ch.7 relocation 0
	TOT2_0	1	Reload Timer Output pin ch.2 relocation 0
	PPG6_2		PPG Output pin ch.6 relocation 2
	AN37		ADC Analog Input pin ch.37
	P120		General-Purpose I/O Port
	FRCK1 0		Free-Run Timer Clock Input pin ch.1 relocation 0
	SIN5_0	J	LIN_UART Serial Input pin ch.5 relocation 0
127	INT6_0		External Interrupt Request Input pin ch.6 relocation 0
	TOT1_0	- ~	Reload Timer Output pin ch.1 relocation 0
	PPG5_2		PPG Output pin ch.5 relocation 2
	AN36		ADC Analog Input pin ch.36
	P117		General-Purpose I/O Port
	SCK4_0	1	LIN_UART Serial Clock I/O pin ch.4 relocation 0
	TOT0_0	†	Reload Timer Output pin ch.0 relocation 0
128	SGO3	- 	Sound Generator SGO Output pin ch.3
- -	FRCK2_0	1	Free-Run Timer Clock Input pin ch.2 relocation 0
	AN35	†	ADC Analog Input pin ch.35
	TRG4	†	PPG Trigger Input pin 4 (ch.16-ch.19)
	P116		General-Purpose I/O Port
	SOT4_0	1	LIN_UART Serial Output pin ch.4 relocation 0
	TIN3_0	1	Reload Timer Event Input pin ch.3 relocation 0
129	SGA3	- J	Sound Generator SGA Output pin ch.3
	FRCK3_0	†	Free-Run Timer Clock Input pin ch.3 relocation 0
	AN34	†	ADC Analog Input pin ch.34
	1	1	



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P115		General-Purpose I/O Port
130	SIN4_0	J	LIN_UART Serial Input pin ch.4 relocation 0
	TIN2_0		Reload Timer Event Input pin ch.2 relocation 0
	SGO2		Sound Generator SGO Output pin ch.2
130	FRCK4_0	J	Free-Run Timer Clock Input pin ch.4 relocation 0
	AN33	7	ADC Analog Input pin ch.33
	P114		General-Purpose I/O Port
	SCK3_0	7	LIN_UART Serial Clock I/O pin ch.3 relocation 0
	TIN1_0		Reload Timer Event Input pin ch.1 relocation 0
131	ICU5_1	J	Input Capture Input pin ch.5 relocation 1
	SGA2		Sound Generator SGA Output pin ch.2
	AN32	1	ADC Analog Input pin ch.32
	TRG3	7	PPG Trigger Input pin 3 (ch.12-ch.15)
	P000		General-Purpose I/O Port
	SIN2_1		LIN_UART Serial Input pin ch.2 relocation 1
132	TIN0_2	Тм	Reload Timer Event Input pin ch.0 relocation 2
	PPG0_0	1	PPG Output pin ch.0 relocation 0
	INTO_1	-	External Interrupt Request Input pin ch.0 relocation 1
	P001		General-Purpose I/O Port
	SOT2_1	-	LIN_UART Serial Output pin ch.2 relocation 1
133	TIN1_2	- M	Reload Timer Event Input pin ch.1 relocation 2
100	PPG1_0	┧‴	PPG Output pin ch.1 relocation 0
	INT1_1	7	External Interrupt Request Input pin ch.1 relocation 1
	P002		General-Purpose I/O Port
	SCK2_1	- М	LIN_UART Serial Clock I/O pin ch.2 relocation 1
134	TIN2_2		Reload Timer Event Input pin ch.2 relocation 2
134	PPG2 0		PPG Output pin ch.2 relocation 0
	INT2_1		External Interrupt Request Input pin ch.2 relocation 1
	P003		General-Purpose I/O Port
	SIN3_1	-	LIN_UART Serial Input pin ch.3 relocation 1
135	TIN3_2	- M	Reload Timer Event Input pin ch.3 relocation 2
133	PPG3_0	IVI	PPG Output pin ch.3 relocation 0
			External Interrupt Request Input pin ch.3 relocation 1
136	INT3_1 VCC5	-	+5.0v Power Supply pin
137	VSS	-	GND pin
137	P137	-	General-Purpose I/O Port
138		M(Y)	Sub Clock oscillation Input pin (only dual clock product)
	(X0A) P136	+	
139		M(Y)	General-Purpose I/O Port
140	(X1A)	D D	Sub Clock oscillation Output pin (only dual clock product)
140	NMIX P004	R	NMI Pin
	P004	-	General-Purpose I/O Port
4.44	SOT3_1	١,,	LIN_UART Serial Output pin ch.3 relocation 1
141	TOTO_2	⊢ M	Reload Timer Output pin ch.0 relocation 2
	PPG4_0	-	PPG Output pin ch.4 relocation 0
	INT4_1		External Interrupt Request Input pin ch.4 relocation 1
	P005	-	General-Purpose I/O Port
	SCK3_1	┦	LIN_UART Serial Clock I/O pin ch.3 relocation 1
142	TOT1_2	M	Reload Timer Output pin ch.1 relocation 2
	PPG5_0		PPG Output pin ch.5 relocation 0
	INT5_1		External Interrupt Request Input pin ch.5 relocation 1



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P006		General-Purpose I/O Port
4.40	TOT2_2	7. <i>.</i>	Reload Timer Output pin ch.2 relocation 2
143	PPG6_0	M	PPG Output pin ch.6 relocation 0
	INT6_1	7	External Interrupt Request Input pin ch.6 relocation 1
	P007		General-Purpose I/O Port
	TOT3_2	T.,	Reload Timer Output pin ch.3 relocation 2
144	PPG7_0	☐ M	PPG Output pin ch.7 relocation 0
	INT7_1		External Interrupt Request Input pin ch.7 relocation 1
145	Non connection	-	Non connection
	P097		General-Purpose I/O Port
	WOT	7	RTC Overflow Output pin
	SOT3_0	7	LIN_UART Serial Output pin ch.3 relocation 0
146	INT8_0	∃ м	External Interrupt Request Input pin ch.8 relocation 0
	TIN0_0	7	Reload Timer Event Input pin ch.0 relocation 0
	ICU4_1	7	Input Capture Input pin ch.4 relocation 1
	PPG0_1	7	PPG Output pin ch.0 relocation 1
	P094		General-Purpose I/O Port
	SGO1	7	Sound Generator SGO Output pin ch.1
	SIN3_0	1	LIN UART Serial Input pin ch.3 relocation 0
147	INT15_0	⊣ м	External Interrupt Request Input pin ch.15 relocation 0
	ICU1_1	7	Input Capture Input pin ch.1 relocation 1
	PPG9_1	7	PPG Output pin ch.9 relocation 1
	P093		General-Purpose I/O Port
	SGA1	-	Sound Generator SGA Output pin ch.1
	SOT2_0	1	LIN_UART Serial Output pin ch.2 relocation 0
148	INT14_0	- M	External Interrupt Request Input pin ch.14 relocation 0
	ICU3_1		Input Capture Input pin ch.3 relocation 1
	PPG8_1		PPG Output pin ch.8 relocation 1
	P092		General-Purpose I/O Port
	SGO0	7	Sound Generator SGO Output pin ch.0
	SCK2_0	7	LIN_UART Serial Clock I/O pin ch.0 relocation 0
149	INT13_0	∃ м	External Interrupt Request Input pin ch.13 relocation 0
	TOT3_1	1	Reload Timer Output pin ch.3 relocation 1
	ICU0_1	7	Input Capture Input pin ch.0 relocation 1
	PPG7_1	-	PPG Output pin ch.7 relocation 1
	P091		General-Purpose I/O Port
	SGA0	7	Sound Generator SGA Output pin ch.0
	SIN2_0	7	LIN_UART Serial Input pin ch.2 relocation 0
150	INT12_0	Т м	External Interrupt Request Input pin ch.12 relocation 0
	TOT2_1	7	Reload Timer Output pin ch.2 relocation 1
	ICU2_1	7	Input Capture Input pin ch.2 relocation 1
	PPG6_1	7	PPG Output pin ch.6 relocation 1
	P110		General-Purpose I/O Port
	TX1	┦	CAN TX Data Output pin ch.1
151	PPG1_2	[→] M	PPG Output pin ch.1 relocation 2
	FRCK5_0	†	Free-Run Timer Clock Input pin ch.5 relocation 0
	P111		General-Purpose I/O Port
	RX1	╡	CAN RX Data Input pin ch.1
152	INT10_0	M -	External Interrupt Request Input pin ch.10 relocation 0
			and the contract of the contra



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P112		General-Purpose I/O Port
153	TX2	М	CAN TX Data Output pin ch.2
	PPG3_2		PPG Output pin ch.3 relocation 2
	P113		General-Purpose I/O Port
454	RX2	1. <i>.</i>	CAN RX Data Input pin ch.2
154	INT11_0	M	External Interrupt Request Input pin ch.11 relocation 0
	PPG4_2	7	PPG Output pin ch.4 relocation 2
155	RSTX	R	Reset Pin
156	VCC5	-	+5.0v Power Supply pin
157	VSS	-	GND pin
158	DEBUGIF	В	DEBUG I/F pin
	P095		General-Purpose I/O Port
159	TX0	М	CAN TX Data Output pin ch.0
	PPG10_1		PPG Output pin ch.10 relocation 1
	P096		General-Purpose I/O Port
160	RX0	М	CAN RX Data Input pin ch.0
	INT9_0		External Interrupt Request Input pin ch.9 relocation 0
	P124		General-Purpose I/O Port
404	OCU2_0	1 ,,	Output Compare Output pin ch.2 relocation 0
161	ICU5_2	M	Input Capture Input pin ch.5 relocation 2
	PPG9_2		PPG Output pin ch.9 relocation 2
162	Non connection	-	Non connection
163	Non connection	-	Non connection
164	Non connection	-	Non connection
165	Non connection	-	Non connection
166	MD0	A	Mode Pin 0
167	MD1	A	Mode Pin 1
168	MD2	R2	Mode Pin 2
169	X0	X	Main Clock oscillation Input pin
170	X1	X	Main Clock oscillation Output pin
171	VSS	-	GND pin
	P125		General-Purpose I/O Port
172	OCU3_0	- M	Output Compare Output pin ch.3 relocation 0
172	ICU0_0		Input Capture Input pin ch.0 relocation 0
	PPG10_2		PPG Output pin ch.10 relocation 2
	P126		General-Purpose I/O Port
	TRG0		PPG Trigger Input pin 0 (ch.0-ch.3)
173	SIN0_0	M	Multi-function Serial Input pin ch.0 relocation 0
	INT1_0		External Interrupt Request Input pin ch.1 relocation 0
	OCU4_0		Output Compare Output pin ch.4 relocation 0
	P127		General-Purpose I/O Port
174	SOT0_0	N	Multi-function Serial Output pin ch.0 relocation 0
	OCU5_0		Output Compare Output pin ch.5 relocation 0
	P130		General-Purpose I/O Port
	SCK0_0		Multi-function Serial Clock I/O pin ch.0 relocation 0
175	INTO_0	N	External Interrupt Request Input pin ch.0 relocation 0
	ICU1_0		Input Capture Input pin ch.1 relocation 0
	TIOA0		Base Timer I/O pin ch.0




Pin Number	Pin Name	I/O Circuit Type	Function Description
	P131		General-Purpose I/O Port
470	TRG1		PPG Trigger Input pin 1 (ch.4-ch.7)
	SIN1_0	T.,	Multi-function Serial Input pin ch.1 relocation 0
176	INT4_0	M	External Interrupt Request Input pin ch.4 relocation 0
	ICU2_0		Input Capture Input pin ch.2 relocation 0
	TIOA1		Base Timer I/O pin ch.1
	P132		General-Purpose I/O Port
	SOT1_0		Multi-function Serial Output pin ch.1 relocation 0
177	INT2_0	N	External Interrupt Request Input pin ch.2 relocation 0
	ICU3_0	7	Input Capture Input pin ch.3 relocation 0
	TIOB0	7	Base Timer I/O pin ch.0
	P133		General-Purpose I/O Port
	SCK1_0		Multi-function Serial Clock I/O pin ch.1 relocation 0
	INT3_0		External Interrupt Request Input pin ch.3 relocation 0
178	ICU4_0	\exists_{N}	Input Capture Input pin ch.4 relocation 0
	TIOB1	7	Base Timer I/O pin ch.1
	TRG5	7	PPG Trigger Input pin 5 (ch.20-ch.23)
	PPG11_1		PPG Output pin ch.11 relocation 1
	P134		General-Purpose I/O Port
	TRG2		PPG Trigger Input pin 2 (ch.8-ch.11)
179	INT5_0	Пм	External Interrupt Request Input pin ch.5 relocation 0
	ICU5_0	7	Input Capture Input pin ch.5 relocation 0
	PPG1_3	7	PPG Output pin ch.1 relocation 3
180	VCC5	-	+5.0v Power Supply pin
181	VSS	_	GND pin
182	С	-	External Capacitance Connection Pin
	P140		General-Purpose I/O Port
183	D16_0	M ₂	External Bus Data I/O pin
	D24_1	- 1012	External Bus Data I/O pin
	P141		General-Purpose I/O Port
184	D17_0	M2	External Bus Data I/O pin
	D25_1		External Bus Data I/O pin
	P142		General-Purpose I/O Port
185	D18_0	M2	External Bus Data I/O pin
100	D26_1	7	External Bus Data I/O pin
	P143		General-Purpose I/O Port
186	D19_0	M2	External Bus Data I/O pin
100	D27_1		External Bus Data I/O pin
	P144		General-Purpose I/O Port
187	D20_0	- M2	External Bus Data I/O pin
107	D28_1		External Bus Data I/O pin
	P145		General-Purpose I/O Port
188	D21_0	H _{M2}	External Bus Data I/O pin
100		- IVIZ	External Bus Data I/O pin
	D29_1		
190	P146	- Ma	General-Purpose I/O Port
189	D22_0	M2	External Bus Data I/O pin
	D30_1		External Bus Data I/O pin
400	P147		General-Purpose I/O Port
190	D23_0	M2	External Bus Data I/O pin
	D31_1		External Bus Data I/O pin



Pin Number	Pin Name	I/O Circuit Type	Function Description
	P150		General-Purpose I/O Port
191	D24_0	M2	External Bus Data I/O pin
	D16_1	7	External Bus Data I/O pin
	P151		General-Purpose I/O Port
192	D25_0	M2	External Bus Data I/O pin
	D17_1		External Bus Data I/O pin
	P152		General-Purpose I/O Port
193	D26_0	M2	External Bus Data I/O pin
	D18_1	7	External Bus Data I/O pin
	P153		General-Purpose I/O Port
194	D27_0	M2	External Bus Data I/O pin
	D19_1	7	External Bus Data I/O pin
	P154		General-Purpose I/O Port
195	D28_0	M2	External Bus Data I/O pin
	D20_1	7	External Bus Data I/O pin
	P155		General-Purpose I/O Port
196	D29_0	M2	External Bus Data I/O pin
	D21_1	7	External Bus Data I/O pin
	P156		General-Purpose I/O Port
197	D30_0	M2	External Bus Data I/O pin
	D22_1		External Bus Data I/O pin
	P157	M2	General-Purpose I/O Port
198	D31_0		External Bus Data I/O pin
	D23_1	7	External Bus Data I/O pin
400	P160	MO	General-Purpose I/O Port
199	ASX	M2	External Bus Address-Strobe Output pin
000	P161	Mo	General-Purpose I/O Port
200	CS0X	M2	External Bus Chip-Select 0 Output pin
004	P162	Mo	General-Purpose I/O Port
201	CS1X	M2	External Bus Chip-Select 1 Output pin
202	P163	MO	General-Purpose I/O Port
202	RDX	M2	External Bus Read-Strobe Output pin
202	P164	MO	General-Purpose I/O Port
203	WR0X	M2	External Bus Write-Strobe 0 Output pin
004	P165	Mo	General-Purpose I/O Port
204	WR1X	M2	External Bus Write-Strobe 1 Output pin
205	P166	Mo	General-Purpose I/O Port
205	A00	M2	External Bus Address Output pin
206	P167	Ma	General-Purpose I/O Port
206	A01	M2	External Bus Address Output pin
207	P170	Mo	General-Purpose I/O Port
207	A02	M2	External Bus Address Output pin
208	VSS	-	GND pin



6. I/O Circuit Type





Туре	Circuit	Remarks
12	Pull-up control Drive strength control Data Data Pull-down control R Automotive input TTL input CMOS hysteresis input Standby control LCDC ref. voltage input	General-purpose I/O port with LCDC reference voltage input IOH = -1/-2 mA, IOL = 1/2 mA Pull-up resistor control Pull-down resistor control Automotive level input TTL level input CMOS level hysteresis input CMOS level input
13	Pull-up control Pull-down control R Automotive input TTL input CMOS hysteresis input Standby control LCDC V3 input	General-purpose input port with LCDC V3 input Pull-up resistor control Pull-down resistor control Automotive level input TTL level input CMOS level hysteresis input CMOS level input



Туре	Circuit	Remarks
14	Pull-up control	General-purpose I/O port with COM/SEG output.
	P-ch Drive strength control N-ch Data N-ch P-ch Data N-ch Data N-ch Data N-ch Data Pull-down control R Drive strength control CMOS hysteresis input CMOS input Standby control	IOH = -1/-2 mA(@VCCE = 5 V), IOH = -0.5/-1 mA(@VCCE = 3.3 V), IOL = 1/2 mA(@VCCE = 5 V), IOL = 0.5/1 mA(@VCCE = 3.3 V) Pull-up resistor control Pull-down resistor control Automotive level input TTL level input CMOS level hysteresis input CMOS level input
	COM/SEG output	
J	Pull-up control	General-purpose I/O port with analog input.
	P-ch Drive strength control P-ch Data P-ch Data P-ch Data Pull-down control R Drive strength control R Data Pull-down control CMOS hysteresis input Standby control	IOH = -1/-2 mA, IOL = 1/2 mA Pull-up resistor control Pull-down resistor control Automotive level input TTL level input CMOS level hysteresis input CMOS level input
	Analog input	



Туре	Circuit	Remarks
К	Pull-up control Drive strength control Data N-ch P-ch P	General-purpose I/O port with analog input and with high current capable for SMC. IOH = -1/-2/-30 mA, IOL = 1/2/30 mA Pull-up resistor control Pull-down resistor control Automotive level input TTL level input CMOS level hysteresis input CMOS level input
L	Pull-up control P-ch P	General-purpose I/O port with analog input and with DAC output IOH = -1/-2 mA, IOL = 1/2 mA Pull-up resistor control Pull-down resistor control Automotive level input TTL level input CMOS level hysteresis input CMOS level input



Туре	Circuit	Remarks
M		General-purpose I/O port.
IVI	Pull-up control	General-purpose 1/O port.
	Drive strength	IOH = -1/-2 mA, IOL = 1/2 mA
	P-ch P-ch Control	Pull-up resistor control
	Data	Pull-down resistor control
	N-ch N-ch N-ch	Automotive level input
	Pull-down control	TTL level input
	7//7 Pull-down control	CMOS level hysteresis input
	R Automotive input	CMOS level input
	TTLinput	
	CMOS hysteresis input	
	CMOS input	
	Standby control	
M2	- ∳ Pull-up control	General-purpose I/O port.
	Drive strength	1011 4/2 = 4/8 //005 5 //
	P-ch P-ch P-ch P-ch	IOH = -1/-2 mA(@VCCE = 5 V),
	Data	IOH = -0.5/-1 mA(@VCCE = 3.3 V),
	N-ch N-ch H N-ch	IOL = 1/2 mA (@VCCE = 5 V),
	Pull-down control	IOL = 0.5/1 mA(@VCCE = 3.3 V)
	Pull-down control	Pull-up resistor control
	R Automotive input	Pull-down resistor control Automotive level input
	The second secon	TTL level input
	TTL input	CMOS level hysteresis input
	CMOS hysteresis input	CMOS level injut
		Owice level input
	CMOS input	
	Standby control	
N	Pull-up control	General-purpose I/O port with I ² C output
	P-ch P-ch Drive strength	IOH = -1/-2/-3 mA, IOL = 1/2/3 mA
	Data	Pull-up resistor control
	N-ch N-ch N-ch	Pull-down resistor control
	Pull-down control	Automotive level input
	Pull-down control	TTL level input
	R Automotive input	CMOS level input
	Automotive input	CMOS level input
	TTLinput	
	CMOS hysteresis input	
	Sinos nyacicas input	
	CMOS input	
	Standby control	



Туре	Circuit	Remarks
A	Mode input Control	Mode pin
В	Digital output TTL input	DEBUG I/F pin
R	Pull-up resistor 50 kΩ Hysteresis input	CMOS level hysteresis input
R2	Pull-down resistor 50KΩ	CMOS level hysteresis input
Х	X1 Standby control	Main oscillation I/O
Y	X1A Standby control	Sub oscillation I/O



7. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

7.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
 - Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high-voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

7.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Document Number: 002-04725 Rev. *B Page 50 of 161



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

7.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

Document Number: 002-04725 Rev. *B



8. Handling Devices

This section explains the latch-up prevention and the treatment of a pin.

For Latch-up Prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC pin and VSS pin, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply voltage (AVcc, AVRH), analog input ,and the power supply voltage to high-current output buffer pins (DVcc), the power supply voltage of external bus interface (VccE) must not be exceed the digital power supply voltage (Vcc5) when the power supply voltage to the analog system and high-current output buffer pins the power supply voltage of external bus interface (VccE) is turned on or off.

In the correct power-on sequence, turn on the digital power supply voltage (Vcc5), analog power supply voltage (AVcc, AVRH), the power supply voltage of external bus interface (VccE), and the power supply voltage of high-current output buffer pins (DVcc) simultaneously. Or, turn on the digital power supply voltage (Vcc5), and then turn on analog power supply voltage (AVcc, AVRH), the power supply voltage of external bus interface (VccE), and the power supply voltage of high-current output buffer pins (DVcc).

Treatment of Unused Pins


If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect a $2k\Omega$ resistor to each of unused pins for pull-up or pull-down connection.

Also, if I/O pins are not used, they must be set to the output state for opening or they must be set to the input state and treated in the same way as for the input pins.

Power Supply Pins

The device is designed to ensure that if the device contains multiple VCC pin or VSS pin, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power source or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Figure 1. Power Supply Input Pins





The power supply pins should be connected to VCC pin and VSS pin of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between the VCC pin and the VSS pin.

Crystal Oscillation Circuit

An external noise to the X0 pin or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out the X0 pin and the X1 pin, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 pin and X1 pin by ground circuits.

Mode Pins (MD2, MD1, MD0)

Connect the MD2, MD1 and MD0 mode pin to the VCC pin or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and VCC pin or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

During Power-on

To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50µs or longer (between 0.2V to 2.7V) during power-on.

Notes During PLL Clock Operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

Treatment of A/D Converter Power Supply Pins

Connect the pins to have AVcc = AVRH = Vcc5 and AVss/AVRL = Vss even if the A/D converter is not used.

Notes on Using External Clock

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

Power-on Sequence of A/D Converter Analog Inputs

Be sure to turn on the digital power supply voltage (Vcc) first, and then turn on the A/D converter power supply voltage (AVcc, AVRH, AVRL) and analog input voltage (AN0 to AN39). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply voltage (Vcc5). When the AVRH pin voltage is turned on or off, it must not exceed AVcc. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc. (However, the analog power supply voltage and digital power supply voltage can be turned on or off simultaneously.)

Treatment of Power Supplies for High Current Output Buffer Pins (DVcc, DVss)

Be sure to turn on the digital power supply voltage (Vcc) first, and then turn on the power supply voltage for high current output buffer pins (DVcc, DVss). Also, turn off the power supplies for high current output buffer pins first, and then turn off the digital power supply voltage (Vcc).

Even if the high current output buffer pins are used as general-purpose ports, the power supply voltage of high current output buffer pins (DVcc, DVss) must be powered. (The power supplies of high current output buffer pins and the digital power supplies can be turned on or off simultaneously.

Treatment of C Pin

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device.

For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

Function Switching of a Multiplexed Port

To switch between the port function and the multiplexed pin function, use the PFR (port function register). However, if a pin is also used for an external bus, its function is switched by the external bus setting. For details, see "I/O Ports".



Low-power Consumption Mode

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in the "Activating the sleep mode, watch mode, or stop mode" or the "Activating the watch mode (power-off) or stop mode(power-off)" of "POWER CONSUMPTION CONTROL" in Hardware Manual.

Take the following notes when using a monitor debugger.

- ■Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

Precautions When Writing to Registers Including the Status Flag

When writing a function control data in the register that has a status flag (especially, an interrupt request flag), taking care not to clear its status flag erroneously must be followed.

The program must be written not to clear the flag to the status bit, and then to set the control bits to have the desired value.

Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can access to a single bit only.) By the Byte, Half-word, or Word access, writing data in the control bits and status flag simultaneously is done. During this time, take care not to clear other bits (in this case, the bits of status flag) erroneously.

Note: These points can be ignored because the bit instructions to a register which supports RMW are already taken the points into consideration. Care must be taken when the bit instruction is used to a register which does not support RMW.


No-connected-pin

The product of LQFP-208 has some no-connected-pin which is not connected to any function on die. Pins are recommended to be pulled-up or pulled-down on the extern circuit.

Document Number: 002-04725 Rev. *B



9. Block Diagram



Note: In this series, the HS-SPI function is prohibited



10. Memory Map

Memory Map

		CY91F575	
(0000 0000 _H	I/O Area]
(0000 4000 _H	BackUp RAM (8KB)	
(0000 6000 _H	I/O Area	
(0001 0000 _н	RAM (40KB)	
(0001 A000 _H	Reserved	
		Rosoivou	
(0007 0000н	Flash memory (512+64)KB	
(0010 0000 _H		
		Reserved	
(0033 0000н	WorkFlash (64KB)	
(0034 0000 _H	Reserved	
•	1000 0000н	HS_SPI MEM Area	
2	2000 0000н	HS_SPI CSR area	
2	2000 0404 _H	HSSSWAP register	
		Reserved	
	8000 0000н		
F	FFF FFFF _H	External bus Area	



	CY91F577
0000 0000 _H	I/O Area
0000 4000 _H	Backup RAM (8KB)
0000 6000 _H	I/O Area
0001 0000 _H	RAM (64KB)
0002 0000 _H	Danasad
	Reserved
0007 0000 _H	
	Flash Memory (1024+64) KB
0018 0000 _H	
	Reserved
0033 0000 _H	WorkFlash (64KB)
0034 0000 _H	Reserved
1000 0000 _H	HS_SPI MEM Area
2000 0000 _H	HS_SPI CSR Area, HSSSWAP register
2000 0404 _H	Reserved
8000 0000 _H	External bus area
FFFF FFFF _H	Emorrial bas area



		CY91F578
000	00 0000н	I/O Area
000	00 4000 _H	Backup RAM (16KB)
000	00 8000 _H	I/O Area
000	01 0000н	RAM (96KB)
000	02 8000 _H	
		Reserved
000	07 0000н	
		Flash Memory (1536+64) KB
002	20 0000н	
		Reserved
003	33 0000н	WorkFlash (64KB)
003	34 0000 _H	Reserved
100	00 0000н	HS_SPI MEM Area
200	00 0000 _H	HS_SPI CSR Area, HSSSWAP register
200	00 0404 _H	Reserved
800	00 0000н	External bus area
FFF	FF FFFF _H	Zaternar bab arba




	CY91F579
0000 0000 _H	I/O Area
0000 4000 _H	Backup RAM (16KB)
0000 8000 _H	I/O Area
0001 0000н	RAM (128KB)
0003 0000 _H	
	Reserved
0007 0000 _H	
	Flash Memory (2048+64) KB
0028 0000н	
	Reserved
0033 0000 _H	WorkFlash (64KB)
0034 0000 _H	Reserved
1000 0000 _H	HS_SPI MEM Area
2000 0000 _H	HS_SPI CSR Area, HSSSWAP register
2000 0404 _H	Reserved
8000 0000 _H	External bus area
FFFF FFFF _H	zwemar sue area



11.I/O Map

The following I/O map shows the relationship between memory space and registers for peripheral resources.

Legend of I/O Map



The initial register value after reset indicates as follows:

"1": Initial value "1"

"0": Initial value "0"

"X": Initial value undefined

"-": Reserved bit/Undefined bit

"*": Initial value "0" or "1" according to the setting

Note:

It is prohibited to access addresses not described here.



Table: I/O Map

Address		Block			
Addiess	+0	+1	+2	+3	Block
000000 _H	PDR00[R/W] B,H,W XXXXXXXX	PDR01[R/W] B,H,W XXXXXXXX	PDR02[R/W] B,H,W XXXXXXXX	PDR03[R/W] B,H,W XXXXXXXX	Port data register *4:CY91F578/9 only
000004 _H	PDR04[R/W] B,H,W XXXXXXXX	PDR05[R/W] B,H,W XXXXXXXX	PDR06[R/W] B,H,W XXXXXXXX	PDR07[R/W] B,H,W XXXXXXXX	
000008 _H	PDR08[R/W] B,H,W XXXXXXXX	PDR09[R/W] B,H,W XXXXXXXX	PDR10[R/W] B,H,W XXXXXXXX	PDR11[R/W] B,H,W XXXXXXXX	
00000Сн	PDR12[RW] B,H,W	PDR13[R/W] B,H,W XX-XXXXX	PDR14[R/W] B,H,W XXXXXXXX ⁻⁴	PDR15[R/W] B,H,W XXXXXXXX ⁴	
000010 _H	PDR16[R/W] B,H,W XXXXXXXX*4	PDR17[R/W] B,H,W XXXXXXXX*4	PDR18[R/W] B,H,W XXXXXXXX ⁴	PDR19[R/W] B,H,W XXXXXXXX*4	
000014 _H to 000038 _H	_	_	_	_	Reserved
00003Сн	WDTCR0[R/W] B,H,W -00000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W 0110	WDTCPR1[W] B,H,W 00000000	Watchdog timer [S]
000040 _H	_	_	_	_	Reserved
000044 _H	DICR [R/W] B	_	_	_	Delayed interrupt
000048 _H	TMRLRA4 [R/W] H XXXXXXXX XXXXXXX	<	TMR4 [R] H XXXXXXXX XXXXXXX	x	Reload timer 4
00004C _H	TMRLRB4 [R/W] H XXXXXXXX XXXXXXX	(TMCSR4 [R/W] B, H,W 00000000 0-000000		
000050 _н	TMRLRA5 [R/W] H	(TMR5 [R] H XXXXXXXX XXXXXXX	x	Reload timer 5
000054 _H			TMCSR5 [R/W] B, H,W 00000000 0-000000	• • •	
000058 _H	TMRLRA6 [R/W] H XXXXXXXX XXXXXXXX TMR6 [R] H XXXXXXXX XXXXXXXX		Data ad Saran O		
00005C _н	TMRLRB6 [R/W] H TMCSR6 [R/W] B, H,W 00000000 0-000000		Reload timer 6		
000060 _н	TMRLRA0 [R/W] H XXXXXXXX XXXXXXX	(TMR0 [R] H XXXXXXXX XXXXXXX		Polood times 0
000064 _H	TMRLRB0 [R/W] H XXXXXXXX XXXXXXX	(TMCSR0 [R/W] B, H,W 00000000 0-000000		Reload timer 0
000068 _н to 00007С _Н	_	_	_	_	Reserved



		Address Offset Value / Register Name					
Address	+0	+1	+2	+3	Block		
000080н	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W]H -0000000 00000000				
000084 _H	_	BT0STC[R/W] B 0000-000	_	_	Base timer 0		
000088н	BT0PCSR/BT0PRLL[R/ XXXXXXXX XXXXXXX		BT0PDUT/BT0PRLH/B'		Base timer 0		
00008С _н	_	_	_	_	Reserved		
000090 _н	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W]H -0000000 00000000				
000094 _H	_	BT1STC[R/W] B 0000-000	_	_	Base timer 1		
000098 _H	BT1PCSR/BT1PRLL[R/ 00000000 00000000	W] H	BT1PDUT/BT1PRLH/BT1DTBF[R/W] H 00000000 000000000				
00009Сн	BTSEL01[R/W] B 0000	_	BTSSSR[W] B,H 11		Base timer 0,1		
0000A0 _H	ADERH [R/W]B, H, W 00000000 00000000		ADERL [R/W]B, H, W 00000000 00000000				
0000А4н	ADCS1 [R/W] B, H,W 0000000-	ADCS0 [R/W] B, H,W	ADCR1 [R] B, H,W	ADCR0 [R] B, H,W XXXXXXXX			
0000А8н	ADCT1 [R/W] B, H,W 00010000	ADCT0 [R/W] B, H,W 00101100	ADSCH [R/W] B, H,W000000	ADECH [R/W] B, H,W000000	A/D converter		
0000AС _Н	_	EADERLL [R/W] B, H,W 00000000	EADCS [R] B, H,W 000000	_			
0000B0 _H	SCR0/(IBCR0) [R/W] B,H,W 000000	SMR0 [R/W] B,H,W 000-0000	SSR0 [R/W] B,H,W 0-000011	ESCR0/(IBSR0) [R/W] B,H,W -0000000	Multi-UART0		
0000B4 _H	RDR0/(TDR0)[R/W] B,F	I,W *1	BGR0 [R/W] H,W 00000000 00000000		*1: Byte access is permitted only for access to lower 8 bits		
0000B8 _H	— / (ISMK0) [R/W] B,H,W *2	— / (ISBA0) [R/W] B,H,W *2	_	_	*2: Reserved because I ² C mode is not set immediately after		
0000BC _H	FCR10 [R/W] B,H,W 00100	FCR00 [R/W] B,H,W -0000000	FBYTE20 [R/W] B,H,W 00000000	FBYTE10 [R/W] B,H,W 00000000	reset.		



A -1 -1		Address Offset Va	lue / Register Name		Disale
Address	+0	+1	+2	+3	Block
0000C0 _H	SCR1/(IBCR1) [R/W] B,H,W 000000	SMR1 [R/W] B,H,W 000-0000	SSR1 [R/W] B,H,W 0-000011	ESCR1/(IBSR1) [R/W] B,H,W -0000000	Multi-UART1
0000С4 _Н	RDR1/(TDR1)[R/W] B,H,W *1 BGR1 [R/W] H,W 00000000 000000000		*1: Byte access is permitted only for access to lower 8 bits		
0000C8 _H	— / (ISMK1) [R/W] B,H,W *2	— / (ISBA1) [R/W] B,H,W *2	_	_	*2: Reserved because I ² C mode is not set immediately after
0000СС _Н	FCR11 [R/W] B,H,W 00100	FCR01 [R/W] B,H,W -0000000	FBYTE21 [R/W] B,H,W 00000000	FBYTE11 [R/W] B,H,W 00000000	reset.
0000D0 _H	SCR2 [R/W] B, H, W 00000000	SMR2 [R/W] B, H, W 00000000	SSR2 [R/W] B, H, W 00001000	RDR2 /TDR2 [R/W] B, H, W 00000000	LINILIADTO
0000D4 _H	ESCR2 [R/W] B, H, W 00000X00	ECCR2 [R/W] B, H, W -0000-XX	BGR2 [R/W] B, H, W -0000000 00000000		LIN-UART2
0000D8 _H	SCR3 [R/W] B, H, W 00000000	SMR3 [R/W] B, H, W 00000000	SSR3 [R/W] B, H, W 00001000	RDR3 /TDR3 [R/W] B, H, W 00000000	LIN-UART3
0000DC _H	ESCR3 [R/W] B, H, W 00000X00	ECCR3 [R/W] B, H, W -0000-XX	BGR3 [R/W] B, H, W -0000000 00000000		
0000E0 _H	SCR4 [R/W] B, H, W 00000000	SMR4 [R/W] B, H, W 00000000	SSR4 [R/W] B, H, W 00001000	RDR4 /TDR4 [R/W] B, H, W 00000000	LINILIADTA
0000E4 _H	ESCR4 [R/W] B, H, W 00000X00	ECCR4 [R/W] B, H, W -0000-XX	BGR4 [R/W] B, H, W -0000000 00000000		LIN-UART4
0000E8 _H	SCR5 [R/W] B, H, W 00000000	SMR5 [R/W] B, H, W 00000000	SSR5 [R/W] B, H, W 00001000	RDR5 /TDR5 [R/W] B, H, W 00000000	LINILIADTE
0000EC _H	ESCR5 [R/W] B, H, W 00000X00	ECCR5 [R/W] B, H, W -0000-XX	BGR5 [R/W] B, H, W -0000000 00000000		LIN-UART5
0000F0 _H	SCR6 [R/W] B, H, W 00000000	SMR6 [R/W] B, H, W 00000000	SSR6 [R/W] B, H, W 00001000	RDR6 /TDR6 [R/W] B, H, W 00000000	LINILIADTO
0000F4 _H	ESCR6 [R/W] B, H, W 00000X00	ECCR6 [R/W] B, H, W -0000-XX	BGR6 [R/W] B, H, W -0000000 00000000		LIN-UART6



A 11		Address Offset Va	lue / Register Name		D	
Address	+0	+1	+2	+3	Block	
0000F8 _H	SCR7 [R/W] B, H, W 00000000	SMR7 [R/W] B, H, W 00000000	SSR7 [R/W] B, H, W 00001000	RDR7 /TDR7 [R/W] B, H, W 00000000	- LIN-UART7	
0000FC _H	ESCR7 [R/W] B, H, W 00000X00	ECCR7 [R/W] B, H, W -0000-XX	BGR7 [R/W] B, H, W -0000000 00000000			
000100н	TMRLRA1 [R/W] H XXXXXXXX XXXXXXX	Reload timer 1				
000104 _H	TMRLRB1 [R/W] H XXXXXXXX XXXXXXX	(TMCSR1 [R/W] B, H,W 00000000 0-000000		Reload timer 1	
000108 _H	TMRLRA2 [R/W] H XXXXXXXX XXXXXXX	(TMR2 [R] H XXXXXXXX XXXXXXX	<	Reload timer 2	
00010C _H	TMRLRB2 [R/W] H XXXXXXXX XXXXXXX	<	TMCSR2 [R/W] B, H,W 00000000 0-000000		Reloau timer 2	
000110 _H	TMRLRA3 [R/W] H XXXXXXXX XXXXXXX	(TMR3 [R] H XXXXXXXX XXXXXXX	<		
000114 _H	TMRLRB3 [R/W] H XXXXXXXX XXXXXXX	(TMCSR3 [R/W] B, H,W 00000000 0-000000	Reload timer 3		
000118 _H to 00011C _H	_	_	_	_	Reserved	
000120 _H	OCCP6 [R/W] W 00000000 00000000 000					
000124 _H	OCCP7 [R/W] W 00000000 00000000 000	000000 00000000			Output compare 6,7	
000128 _H	OCFS67 [R/W] B, H, W	_	OCSH67[R/W] B, H, W	OCSL67[R/W] B, H, W		
00012C _H	OCCP8 [R/W] W 00000000 00000000 000	000000 00000000				
000130 _H	OCCP9 [R/W] W 00000000 00000000 000	000000 00000000			Output compare 8,9	
000134 _H	OCFS89 [R/W] B, H, W	_	OCSH89[R/W] B, H, W	OCSL89[R/W] B, H, W		
000138 _H	OCCP10 [R/W] W 00000000 00000000 000					
00013C _H	OCCP11 [R/W] W 00000000 00000000 000	000000 00000000			Output compare	
000140 _H	OCFS1011 [R/W] B, H, W 11	_	OCSH1011[R/W] B, H, W000	OCSL1011[R/W] B, H, W 000000	,	



		Address Offset Va	alue / Register Name			
Address	+0	+1	+2	+3	Block	
000144 _H	GCN13 [R/W] H 00110010 00010000		_	GCN23 [R/W] B		
000148 _H	GCN14 [R/W] H 00110010 00010000		_	GCN24 [R/W] B 0000	PPG16, 17, 18, 19 control	
00014С _Н	GCN15 [R/W] H 00110010 00010000		_	GCN25 [R/W] B 0000	PPG20, 21, 22, 23 control	
000150 _Н	PTMR11 [R] H,W 11111111 11111111		PCSR11 [W] H,W XXXXXXXX XXXXXXX	<	PPG11	
000154 _Н	PDUT11 [W] H,W XXXXXXXX XXXXXXX		PCN11 [R/W] B,H,W 0000000- 000000-0		PPGTT	
000158 _Н	PTMR12 [R] H,W 11111111 11111111		PCSR12 [W] H,W XXXXXXXX XXXXXXX	<	— PPG12	
00015С _н	PDUT12 [W] H,W XXXXXXXX XXXXXXX		PCN12 [R/W] B,H,W 0000000-0		- PPG12	
000160 _H	PTMR13 [R] H,W 11111111 11111111		PCSR13 [W] H,W XXXXXXXX XXXXXXX	<	PPG13	
000164 _H	PDUT13 [W] H,W XXXXXXXX XXXXXXXX	PCN13 [R/W] B,H,W 0000000-000000-0		11010		
000168н	PTMR14 [R] H,W		— PPG14			
00016Сн	PDUT14 [W] H,W XXXXXXXX XXXXXXX		PCN14 [R/W] B,H,W 0000000-0			
000170 _H	PTMR15 [R] H,W 11111111 11111111		PCSR15 [W] H,W XXXXXXXX XXXXXXX	<	DDC45	
000174 _H	PDUT15 [W] H,W XXXXXXXX XXXXXXX		PCN15 [R/W] B,H,W 0000000- 000000-0		PPG15	
000178 _H	PTMR16 [R] H,W 11111111 11111111		PCSR16 [W] H,W XXXXXXXX XXXXXXX	<	PPG16	
00017C _H	PDUT16 [W] H,W XXXXXXXX XXXXXXX		PCN16 [R/W] B,H,W 0000000- 000000-0		PFG10	
000180 _H	PTMR17 [R] H,W 11111111 11111111		PCSR17 [W] H,W XXXXXXXX XXXXXXX	<	PPG17	
000184н	PDUT17 [W] H,W XXXXXXXX XXXXXXX		PCN17 [R/W] B,H,W 0000000- 000000-0		FFGII	
000188 _H	PTMR18 [R] H,W 111111111 11111111		PCSR18 [W] H,W XXXXXXXX XXXXXXX	<	PPG18	
00018С _н	PDUT18 [W] H,W XXXXXXXX XXXXXXX		PCN18 [R/W] B,H,W 0000000- 000000-0		11010	
000190 _н	PTMR19 [R] H,W 11111111 11111111		PCSR19 [W] H,W XXXXXXXX XXXXXXX	Κ	— PPG19	
000194 _H	PDUT19 [W] H,W XXXXXXXX XXXXXXX		PCN19 [R/W] B,H,W 0000000- 000000-0			
000198н	PTMR20 [R] H,W 11111111 11111111		PCSR20 [W] H,W XXXXXXXX XXXXXXX	<u> </u>	PPG20	
00019Сн	PDUT20 [W] H,W					



Address		Block			
Address	+0	+1	+2	+3	DIOCK
0001A0 _H	PTMR21 [R] H,W 11111111 11111111		PCSR21 [W] H,W XXXXXXXX XXXXXX	PCSR21 [W] H,W XXXXXXX XXXXXXX	
0001A4 _H	PDUT21 [W] H,W XXXXXXXX XXXXXX	XX	PCN21 [R/W] B,H,W 0000000- 000000-0		
0001А8н	PTMR22 [R] H,W 11111111 11111111		PCSR22 [W] H,W XXXXXXXX XXXXXX	X	
0001AC _H	PDUT22 [W] H,W XXXXXXX XXXXXXX		PCN22 [R/W] B,H,W 0000000-0		PPG22
0001В0н	PTMR23 [R] H,W 11111111 11111111		PCSR23 [W] H,W XXXXXXXX XXXXXXX	X	
0001B4 _H	PDUT23 [W] H,W XXXXXXXX XXXXXX	xx	PCN23 [R/W] B,H,W 0000000- 000000-0		PPG23
0001B8 _H to 0001FC _H	_	_	_	_	Reserved
000200 _H	PWC20 [R/W] H,W		PWC10 [R/W] H,W		Stepping motor
000204 _H	_	PWC0 [R/W] B -00000	PWS20 [R/W] B,H,W -0000000	PWS10 [R/W] B,H,W 000000	controller 0
000208н	PWC21 [R/W] H,W				Stepping motor
00020Сн	_	PWC1 [R/W] B -00000	PWS21 [R/W] B,H,W -0000000	PWS11 [R/W] B,H,W 000000	controller 1
000210 _H	PWC22 [R/W] H,WXX XXXXXXXX PWC12 [R/W] H,WXX XXXXXXXXX				Stepping motor
000214 _H	_	PWC2 [R/W] B -00000	PWS22 [R/W] B,H,W -0000000	PWS12 [R/W] B,H,W 000000	controller 2
000218 _H	PWC23 [R/W] H,W		PWC13 [R/W] H,W		
00021Сн	_	PWC3 [R/W] B -00000	PWS23 [R/W] B,H,W -0000000	PWS13 [R/W] B,H,W 000000	Stepping motor controller3
000220 _H	PWC24 [R/W] H,W		PWC14 [R/W] H,W		
000224 _Н	_	PWC4 [R/W] B -00000	PWS24 [R/W] B,H,W -0000000	PWS14 [R/W] B,H,W 000000	Stepping motor controller 4
000228 _H	PWC25 [R/W] H,W	•	PWC15 [R/W] H,W		
00022С _Н	_	PWC5 [R/W] B -00000	PWS25 [R/W] B,H,W -0000000	PWS15 [R/W] B,H,W 000000	- Stepping motor controller 5
000230 _H to 000238 _H	_	_	_	_	Reserved



		Disak					
Address	+0	+1	+2	+3	Block		
00023Сн	DACR0 [R/W] B,H,W	DADRO [R/W] B,H,W XXXXXXXX	DACR1 [R/W] B,H,W	DADR1 [R/W] B,H,W XXXXXXXX	DA converter		
000240 _H	CPCLR0 [R/W] W 11111111 11111111 11						
000244 _H	TCDT0 [R/W] W 00000000 00000000 00	TCDT0 [R/W] W 00000000 00000000 00000000					
000248 _H	TCCSH0 [R/W]B,H,W 000						
00024С _н	CPCLR1 [R/W] W 11111111 11111111 11	111111 11111111					
000250н	TCDT1 [R/W] W 00000000 00000000 00	000000 00000000			Free-run timer 1		
000254 _H	TCCSH1 [R/W]B,H,W 000	TCCSL1 [R/W]B,H,W -1-00000	_				
000258 _H	_	_	_	_	Reserved		
00025C _H	GCN10 [R/W] H 00110010 00010000	,	_	GCN20 [R/W] B 0000	PPG0, 1, 2, 3 control		
000260 _H	GCN11 [R/W] H 00110010 00010000		_	GCN21 [R/W] B 0000	PPG4, 5, 6, 7 control		
000264н	GCN12 [R/W] H 00110010 00010000		_	GCN22 [R/W] B 0000	PPG8, 9, 10, 11 control		
000268 _H	_	_	_	PPGDIV [R/W] B			
00026Сн	PTMR0 [R] H,W 11111111 11111111		PCSR0 [W] H,W XXXXXXX XXXXXXX		PPG0		
000270 _H	PDUT0 [W] H,W XXXXXXXX XXXXXXX	<	PCN0 [R/W] B, H,W 0000000- 000000-0				
000274 _H	PTMR1 [R] H,W 11111111 11111111		PCSR1 [W] H,W XXXXXXXX XXXXXXXX		DDC1		
000278 _H	PDUT1 [W] H,W XXXXXXX XXXXXXX		PCN1 [R/W] B,H,W 0000000- 000000-0		- PPG1		
00027С _н	PTMR2 [R] H,W				PDC2		
000280 _H	PDUT2 [W] H,W XXXXXXXX XXXXXXX	<	PCN2 [R/W] B,H,W 0000000- 000000-0		PPG2		
000284 _H	PTMR3 [R] H,W 11111111 11111111		PCSR3 [W] H,W XXXXXXXX XXXXXX	x	DDC2		
000288 _H	PDUT3 [W] H,W XXXXXXXX XXXXXXX	<	PCN3 [R/W] B,H,W 0000000- 000000-0		- PPG3		



		Address Offset Va	lue / Register Name		
Address	+0	+1	+2	+3	Block
00028С _н	PTMR4 [R] H,W 11111111 11111111		PCSR4 [W] H,W XXXXXXXX XXXXXXX	(BD0.4
000290н	PDUT4 [W] H,W XXXXXXXX XXXXXXX	(PCN4 [R/W] B,H,W 0000000- 000000-0	PPG4	
000294 _Н	PTMR5 [R] H,W 11111111 11111111		PCSR5 [W] H,W XXXXXXXX XXXXXXX	(PPG5
000298 _Н	PDUT5 [W] H,W XXXXXXXX XXXXXXX	<	PCN5 [R/W] B,H,W 0000000- 000000-0		PPG5
00029С _Н	PTMR6 [R] H,W 11111111 11111111		PCSR6 [W] H,W XXXXXXXX XXXXXXX	<	PPG6
0002A0 _H	PDUT6 [W] H,W XXXXXXXX XXXXXXX	<	PCN6 [R/W] B,H,W 0000000- 000000-0		FFG0
0002A4 _Н	PTMR7 [R] H,W 11111111 11111111		PCSR7 [W] H,W XXXXXXXX XXXXXXX	ζ	- PDC7
0002A8 _Н	PDUT7 [W] H,W XXXXXXXX XXXXXXX	(PCN7 [R/W] B,H,W 0000000- 000000-0	- PPG7	
0002AC _H	PTMR8 [R] H,W 11111111 11111111	- PPG8			
0002B0 _н	PDUT8 [W] H,W XXXXXXXX XXXXXXX	(PCN8 [R/W] B,H,W 0000000- 000000-0	PPG8	
0002В4 _н	PTMR9 [R] H,W			(- PPG9
0002В8 _Н	PDUT9 [W] H,W XXXXXXXX XXXXXXX	(PCN9 [R/W] B,H,W 0000000- 000000-0		1.00
0002BC _H	PTMR10 [R] H,W 11111111 11111111	- PPG10			
0002C0 _H	PDUT10 [W] H,W XXXXXXXX XXXXXXX	<	PCN10 [R/W] B,H,W 0000000- 000000-0		PPG10
0002C4 _H	IPCP0 [R] W XXXXXXXX XXXXXXX	(XXXXXXXX XXXXXXX	(
0002C8 _H	IPCP1 [R] W XXXXXXXX XXXXXXX	Input capture 0,1			
0002CC _H	ICFS01 [R/W] B, H, W 00	_	LSYNS0 [R/W] B,H,W 000000	ICS01 [R/W] B, H, W 00000000	
0002D0 _H	IPCP2 [R] W XXXXXXXX XXXXXXX				
0002D4 _H	IPCP3 [R] W XXXXXXXX XXXXXXX	(xxxxxxxx xxxxxxx	(Input capture 2,3
0002D8 _Н	ICFS23 [R/W] B, H, W	_	_	ICS23 [R/W] B, H, W 00000000	



Address					
	+0	+1	+2	+3	Block
0002DC _H	IPCP4 [R] W XXXXXXXX XXXXXXX	Input capture 4,5			
0002E0 _н	IPCP5 [R] W XXXXXXXX XXXXXXX				
0002E4 _Н	ICFS45 [R/W] B, H, W	_	_	ICS45 [R/W] B, H, W 00000000	
0002E8 _Н	OCCP0 [R/W] W 00000000 00000000 000	Output compare 0,1			
0002EC _H	OCCP1 [R/W] W 00000000 00000000 000				
0002F0 _H	OCFS01 [R/W] B, H, W 11	_	OCSH01[R/W] B, H, W 000	OCSL01[R/W] B, H, W 000000	
0002F4 _H	OCCP2 [R/W] W 00000000 00000000 000	Output compare 2,3			
0002F8 _H	OCCP3 [R/W] W 00000000 00000000 000				
0002FC _н	OCFS23 [R/W] B, H, W 11	_	OCSH23[R/W] B, H, W	OCSL23[R/W] B, H, W	
000300 _H to 00030С _Н	_	_	_	_	Reserved



Address		Disale					
	+0	+1	+2	+3	Block		
000310 _H	_	_	MPUCR [R/W] H 000000-00100				
000314 _H	_	_	_	_			
000318 _H	_						
00031C _H	_	_	_				
000320н	DPVAR [R] W XXXXXXXX XXXXXXX						
000324 _н	_	_	DPVSR [R/W] H 000000				
000328 _H	DEAR [R] W XXXXXXXX XXXXXX						
00032С _Н	_	_	DESR [R/W] H 000000		MPU [S]		
000330н	PABR0 [R/W] W XXXXXXXX XXXXXXX	(Only the CPU can access this area)					
000334н	_	_	PACR0 [R/W] H 000000-0 000000				
000338н	PABR1 [R/W] W XXXXXXXX XXXXXXX						
00033Сн	_	_	PACR1 [R/W] H 000000-0 000000				
000340н	PABR2 [R/W] W XXXXXXXX XXXXXXX						
000344н	_	_	PACR2 [R/W] H 000000-0 000000				
000348 _Н	PABR3 [R/W] W XXXXXXXX XXXXXXX						
00034С _н	_		PACR3 [R/W] H 000000-0 000000				



Address							
	+0	+1	+2	+3	Block		
000350 _н	PABR4 [R/W] W XXXXXXXX XXXXXX						
000354 _Н	_	_	PACR4 [R/W] H 000000-0 000000				
000358н	PABR5 [R/W] W XXXXXXXX XXXXXX						
00035С _н	_	_	PACR5 [R/W] H 000000-0 000000		MPU [S]		
000360н	PABR6 [R/W] W XXXXXXXX XXXXXX	(Only the CPU can access this area)					
000364н	_	_	PACR6 [R/W] H 000000-0 000000				
000368 _н	PABR7 [R/W] W XXXXXXXX XXXXXX						
00036С _н		_	PACR7 [R/W] H 000000-0 000000				
000370 _H	PABR8 [R/W] W XXXXXXXX XXXXXX						
000374 _H	_	_	PACR8 [R/W] H 000000-0 000000				
000378 _Н	PABR9[R/W] W XXXXXXXX XXXXXX						
00037C _H	_	_	PACR9 [R/W] H 000000-0 000000				
000380 _н	PABR10 [R/W] W XXXXXXXX XXXXXX						
000384 _н	_	_	PACR10 [R/W] H 000000-0 000000		MPU [S] (Only product supporting MPU 12 channels or		
000388 _Н	PABR11 [R/W] ,W XXXXXXXX XXXXXX	16 channels) (Only the CPU can access this area)					
00038C _H	_	_	PACR11 [R/W] H 000000-0 000000				
000390н	PABR12 [R/W] W XXXXXXXX XXXXXX						
000394н	_	_	PACR12 [R/W] H 000000-0 000000				
000398н	PABR13 [R/W] W XXXXXXXX XXXXXX						
00039С _н		_	PACR13 [R/W] H 000000-0 000000				



A -1 -1		Address Offset	Value / Register Name	e	Disale
Address	+0	+1	+2	+3	Block
0003A0 _H	PABR14 [R/W]W XXXXXXXX XXXXXX				
0003А4н	_	_	PACR14 [R/W] H 000000-0 000000	MPU [S] (Only product supporting MPU 16	
0003A8 _H	PABR15 [R/W] W XXXXXXXX XXXXXX	XXX XXXXXXXX XXXX00	000		channels) (Only the CPU can
0003AС _н	_	_	PACR15 [R/W] H 000000-0 000000		access this area)
0003B0 _H to 0003FC _H	_	_	_	_	Reserved [S]
000400 _H	ICSEL0[R/W] B, H, W 000	ICSEL1[R/W] B, H, W 000	ICSEL2[R/W] B, H, W 0	ICSEL3[R/W] B, H, W 0	
000404 _H	ICSEL4[R/W] B, H, W 0	ICSEL5[R/W] B, H, W 0	ICSEL6[R/W] B, H, W 000	ICSEL7[R/W] B, H, W 000	
000408 _H	ICSEL8[R/W] B, H, W 00	ICSEL9[R/W] B, H, W 00	ICSEL10 [R/W]B, H, W 00	ICSEL11[R/W] B, H, W 00	
00040C _H	ICSEL12[R/W] B, H, W 00	ICSEL13[R/W] B, H, W 0	ICSEL14 [R/W]B, H, W	ICSEL15[R/W] B, H, W 0	Generation and clear of DMA transfer request
000410 _H	ICSEL16[R/W] B, H, W 0	ICSEL17[R/W] B, H, W 0	ICSEL18 [RW]B, H, W	ICSEL19[R/W] B, H, W 000	
000414 _H	ICSEL20[R/W] B, H, W 000	ICSEL21[R/W] B, H, W 00	ICSEL22 [RW]B, H, W	_	



A al al v a a a		Disale			
Address	+0	+1	+2	+3	Block
000418 _H	IRPR0H[R] B, H, W 00	IRPR0L[R] B, H, W 00	IRPR1H[R] B, H, W 00	IRPR1L[R] B, H, W 00	
00041C _H	IRPR2H[R] B, H, W 00	IRPR2L[R] B, H, W 00	IRPR3H[R] B, H, W 000000	IRPR3L[R] B, H, W 000000	
000420 _H	IRPR4H[R] B, H, W 0000	IRPR4L[R] B, H, W 0000	IRPR5H[R] B, H, W 0000	IRPR5L[R] B, H, W 000	
000424 _H	IRPR6H[R] B, H, W 000	IRPR6L[R] B, H, W 00000	IRPR7H[R] B, H, W -0000	IRPR7L[R] B, H, W 00	Interrupt request batch read register
000428 _Н	IRPR8H[R] B, H, W 000	IRPR8L[R] B, H, W 000	IRPR9H[R] B, H, W 00	IRPR9L[R] B, H, W 00	
00042C _H	IRPR10H[R] B, H, W 00	IRPR10L[R] B, H, W 00	IRPR11H[R] B, H, W 00	IRPR11L[R] B, H, W 00	
000430 _H	IRPR12H[R] B, H, W 000000	IRPR12L[R] B, H, W 000000	IRPR13H[R] B, H, W 000	IRPR13L[R] B, H, W 00000	
000434 _H	IRPR14H[R] B, H, W 00000000	IRPR14L[R] B, H, W 00000000	IRPR15H[R] B, H, W 000	_	Interrupt request batch read register
000438 _Н to 00043С _Н	_	_	_	_	Reserved



Address	Address Offset Value / Register Name				
Address	+0	+1	+2	+3	Block
000440 _H	ICR00 [R/W] B, H, W	ICR01 [R/W] B, H, W	ICR02 [R/W] B, H, W	ICR03 [R/W] B, H, W 11111	
000444 _H	ICR04 [R/W] B, H, W	ICR05 [R/W] B, H, W	ICR06 [R/W] B, H, W	ICR07 [R/W] B, H, W 11111	
000448 _H	ICR08 [R/W] B, H, W	ICR09 [R/W] B, H, W	ICR10 [R/W] B, H, W	ICR11 [R/W] B, H, W	
00044C _H	ICR12 [R/W] B, H, W	ICR13 [R/W] B, H, W	ICR14 [R/W] B, H, W	ICR15 [R/W] B, H, W	
000450 _H	ICR16 [R/W] B, H, W	ICR17 [R/W] B, H, W	ICR18 [R/W] B, H, W	ICR19 [R/W] B, H, W 11111	
000454 _Н	ICR20 [R/W] B, H, W	ICR21 [R/W] B, H, W	ICR22 [R/W] B, H, W	ICR23 [R/W] B, H, W 11111	Interrupt controller [S]
000458 _H	ICR24 [R/W] B, H, W	ICR25 [R/W] B, H, W	ICR26 [R/W] B, H, W	ICR27 [R/W] B, H, W 11111	
00045С _Н	ICR28 [R/W] B, H, W 11111	ICR29 [R/W] B, H, W	ICR30 [R/W] B, H, W	ICR31 [R/W] B, H, W 11111	
000460 _H	ICR32 [R/W] B, H, W	ICR33 [R/W] B, H, W	ICR34 [R/W] B, H, W	ICR35 [R/W] B, H, W 11111	
000464 _H	ICR36 [R/W] B, H, W 11111	ICR37 [R/W] B, H, W	ICR38 [R/W] B, H, W	ICR39 [R/W] B, H, W 11111	
000468 _н	ICR40 [R/W] B, H, W	ICR41 [R/W] B, H, W	ICR42 [R/W] B, H, W	ICR43 [R/W] B, H, W	
00046Сн	ICR44 [R/W] B, H, W	ICR45 [R/W] B, H, W	ICR46 [R/W] B, H, W	ICR47 [R/W] B, H, W	
000470 _H to 00047C _H	_	_	_	_	Reserved [S]
000480 _н	RSTRR [R] B,H,W XXXXXX	RSTCR [R/W] B,H,W 1110	STBCR [R/W] B,H,W * 00011	_	Reset control [S] Power consumption control [S]
					*: Writing to STBCR by DMA is not permitted
000484 _H	-	_	_	_	Reserved [S]



A 11		Address Offset Va	alue / Register Name		Di i	
Address	+0	+1	+2	+3	Block	
000488н	DIVR0 [R/W] B,H,W	DIVR1 [R/W] B,H,W 0001	DIVR2 [R/W] B,H,W 0011	_	Clock control [S]	
00048C _H	_	_	_	_	Reserved [S]	
000490 _н	IORR0[R/W] B, H, W -0000000	IORR1[R/W] B, H, W -0000000	IORR2[R/W] B, H, W -0000000	IORR3[R/W] B, H, W -0000000		
000494н	IORR4[R/W] B, H, W -0000000	IORR5[R/W] B, H, W -0000000	IORR6[R/W] B, H, W -0000000	IORR7[R/W] B, H, W -0000000	DMA transfer request	
000498 _H	IORR8[R/W] B, H, W -0000000	IORR9[R/W] B, H, W -0000000	IORR10[R/W] B, H, W -0000000	IORR11[R/W] B, H, W -0000000	from a peripheral [S]	
00049С _н	IORR12[R/W] B, H, W -0000000	IORR13[R/W] B, H, W -0000000	IORR14[R/W] B, H, W -0000000	IORR15[R/W] B, H, W -0000000		
0004A0 _H	_	_	_	_	Reserved	
0004A4 _H	CANPRE [R/W] B,H,W0000	_	_	_	CAN prescaler	
0004A8 _H to 0004B4 _H	_	_	_	_	Reserved	
0004В8 _Н	CUCR0 [R/W] B,H,W		CUTD0 [R/W] B,H,W 10000000 00000000			
0004BC _H	CUTR0 [R] B,H,W	000 00000000				
0004C0 _н	_	_	_	_	RTC/WDT1	
0004C4 _H	CUCR1 [R/W] B,H,W		CUTD1[R/W] B,H,W 11000011 01010000		calibration (Calibration)	
0004C8 _H	CUTR1 [R] B,H,W					
0004CC _н	CRTR [R/W] B,H,W 01111111	_	_	_		
0004D0 _H to 0004DC _H	_	_	_	_	Reserved	



		Address Offset Va	lue / Register Name			
Address	+0	+1	+2	+3	Block	
0004E0 _H	SCR8/(IBCR8) [R/W] B,H,W 000000	SMR8 [R/W] B,H,W 000-0000	SSR8 [R/W] B,H,W 0-000011	ESCR8/(IBSR8) [R/W] B,H,W -0000000		
0004E4 _H	RDR8/(TDR8)[R/W] B,F	I,W *1	BGR8 [R/W] H,W 00000000 00000000		Multi-UART8	
0004Е8н	_	_	_	_	*1: Byte access is permitted only for access to lower 8 bits	
0004EC _H	FCR18 [R/W] B,H,W 00100	FCR08 [R/W] B,H,W -0000000	FBYTE28 [R/W] B,H,W 00000000	FBYTE18 [R/W] B,H,W 00000000		
0004F0н	SCR9/(IBCR9) [R/W] B,H,W 000000	SMR9 [R/W] B,H,W 000-0000	SSR9 [R/W] B,H,W 0-000011	ESCR9/(IBSR9) [R/W] B,H,W -0000000		
0004F4 _H	RDR9/(TDR9)[R/W] B,F	I,W *1	BGR9 [R/W] H,W 00000000 00000000		Multi-UART9	
0004F8 _Н	_	_	_	_	*1: Byte access is permitted only for access to lower 8 bits	
0004FС _н	FCR19 [R/W] B,H,W 00100	FCR09 [R/W] B,H,W -0000000	FBYTE29 [R/W] B,H,W 00000000	FBYTE19 [R/W] B,H,W 00000000		
000500 _H to 00050С _Н	_	_	_	_	Reserved	
000510 _H	CSELR [R/W] B,H,W 00100	CMONR [R] B,H,W 00100	MTMCR [R/W] B,H,W 00001111	STMCR [R/W] B,H,W 0000-111	Clock control [C]	
000514 _H	PLLCR [R/W] B,H,W 11110000		CSTBR [R/W] B,H,W -0000000	PTMCR [R/W] B,H,W 00	Clock control [S]	
000518 _H	_	_	CPUAR [R/W] B,H,W 0XXX	_	Reset [S]	
00051C _H	_	_	_	_	Reserved [S]	
000520 _н	CCPSSELR [R/W] B,H,W	_	_	CCPSDIVR [R/W] B,H,W -000-000		
000524 _H	_	CCPLLFBR [R/W] B,H,W -0000000	CCSSFBR0 [R/W] B,H,W 000000	CCSSFBR1 [R/W] B,H,W 00000	Clock control 2	
000528 _H	_	CCSSCCR0 [R/W] B,H,W0000	CCSSCCR1[R/W]H,W		SIOCK CONTION 2	
00052C _H	_	CCCGRCR0 [R/W] B,H,W 0000	CCCGRCR1 [R/W] B,H,W 00000000	CCCGRCR2 [R/W] B,H,W 00000000		



A -1 -1		Plack			
Address	+0	+1	+2	+3	Block
000530 _н	CCRTSELR [R/W] B,H,W 00	_	CCPMUCR0 [R/W] B,H,W 000	CCPMUCR1 [R/W] B,H,W 000000	
000534 _н	_	_	_	_	Clock control 2
000538 _H	_	_	_	_	
00053C _H	_	l	_	_	
000540 _Н to 00054С _Н	_	_	_	_	Reserved
000550 _н	EIRR0[R/W] B,H,W XXXXXXXX	ENIR0[R/W] B,H,W 00000000	ELVR0[R/W] B,H,W 00000000 00000000		External interrupt (INT0 to INT7)
000554 _H	EIRR1[R/W] B,H,W XXXXXXXX	ENIR1[R/W] B,H,W 00000000	ELVR1[R/W] B,H,W 00000000 00000000		External interrupt (INT8 to INT15)
000558н	_	_	_	_	Reserved
00055Сн	_	_	WTDR[R/W] H 00000000 00000000		
000560 _н	_	WTCRH [R/W] B 00	WTCRM [R/W] B,H 00000000	WTCRL [R/W] B,H 00-0	
000564 _Н	_	WTBRH [R/W] B XXXXXX	WTBRM [R/W] B XXXXXXXX	WTBRL [R/W] B XXXXXXXX	Real-time clock
000568 _н	WTHR [R/W] B,H 00000	WTMR [R/W] B,H 000000	WTSR [R/W] B 000000	_	
00056С _н	_	CSVCR[R/W]B -001110- -001010-*3	_	_	Clock supervisor
000570 _Н to 00057С _Н	_	_	_	_	Reserved
000580 _н	REGSEL [R/W] B,H,W 0110011-	_	_	_	Regulator control
000584 _H	LVD5R [R/W] B,H,W	LVD5F [R/W] B,H,W 0-1001	LVD [RW] B,H,W 010000	_	Low-voltage detection
000588 _H to 00058C _H	_	_	_	_	Reserved



Address		Block				
Address	+0	+1	+2	+3	БЮСК	
000590 _Н	PMUSTR [R/W] B,H,W 01X	PMUCTLR [R/W] B,H,W 0-00	PWRTMCTL [R/W] B,H,W 011	_		
000594 _H	PMUINTF0 [R/W] B,H,W 00000000	PMUINTF1 [R/W] B,H,W 00000000	PMUINTF2 [R/W] B,H,W 0000	_	PMU	
000598 _н	_	_	_	_		
00059C _н to 0005A4 _н	_	_	_	_	Reserved	
0005А8н	LCDCMR [R/W] B,H,W 0	LCRS [R/W] B,H,W 00000000	LCR0 [R/W] B,H,W 00010000	LCR1 [R/W] B,H,W		
0005АСн	VRAM0[R/W] B,H,W 00000000	VRAM1[R/W] B,H,W 00000000	VRAM2[R/W] B,H,W 00000000	VRAM3[R/W] B,H,W 00000000		
0005В0 _н	VRAM4[R/W] B,H,W 00000000	VRAM5[R/W] B,H,W 00000000	VRAM6[R/W] B,H,W 00000000	VRAM7[R/W] B,H,W 00000000		
0005В4н	VRAM8[R/W] B,H,W 00000000	VRAM9[R/W] B,H,W 00000000	VRAM10[R/W] B,H,W 00000000	VRAM11[R/W] B,H,W 00000000	LCD controller	
0005В8 _Н	VRAM12[R/W] B,H,W 00000000	VRAM13[R/W] B,H,W 00000000	VRAM14[R/W] B,H,W 00000000	VRAM15[R/W] B,H,W 00000000		
0005ВС _Н	LDR0[R/W] B,H,W	LDR1[R/W] B,H,W 00000000	_	_		
0005C0 _н to 0005FC _н	_	_	_	_	Reserved	
000600 _H	ASR0 [R/W] W 00000000 00000000	1111-001				
000604н	ASR1 [R/W] W XXXXXXXX XXXXXXX	ASR1 [R/W] W XXXXXXXX XXXXXXXX XXXX-XX0				
000608 _H	ASR2 [R/W] W XXXXXXXX XXXXXXX	External bus Interface [S]				
00060С _н	ASR3 [R/W] W XXXXXXXX XXXXXXX					
000610 _н to 00063С _н	_	_	_	_	Reserved [S]	



	Address Offset Value / Register Name						
Address	+0	+1	+2	+3	Block		
000640н	ACR0 [R/W] W						
000644 _н	ACR1 [R/W] W	XX			External bus		
000648 _H	ACR2 [R/W] W	XX			Interface [S]		
00064C _H	ACR3 [R/W] W	XX					
000650 _н to 00067С _н	_	_	_	_	Reserved [S]		
000680 _Н	AWR0 [R/W] W 1111 00000000 111	10000 00000-0-					
000684 _н	AWR1 [R/W] W XXXX XXXXXXXX	XXXXXXX XXXXX-X-			External bus		
000688н	AWR2 [R/W] W	XXXXXXX XXXXX-X-			Interface [S]		
00068С _н	AWR3 [R/W] W	XXXXXXX XXXXX-X-					
000690 _н to 00070С _н	_	_	_	_	Reserved (to 0006FF _H [S])		
000710 _Н	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 000000000	BPCCRC[R/W] B 00000000	_			
000714 _H	BPCTRA [R/W] W	2000000 0000000	 		Bus performance counter		
000718 _H	00000000 00000000 00 BPCTRB [R/W] W 00000000 00000000 00						
00071С _н	BPCTRC [R/W] W 00000000 00000000 00	0000000 00000000					
000720 _H to	_	_	_	_	Reserved		
0007FC _н	BMODR[R] B, H, W	_	_	_	Operation mode		
000800 _H to	_	_	_	_	Reserved [S]		
000840н	FCTLR[R/W] H -01000 00	Flash memory register [S]					
000844 _H	_	_	_	_	Reserved [S]		
000848н	_	_	_	_			
00084C _н	_	_	_	_	Pasaryad [9]		
)00850 _н	_	_	_	_	Reserved [S]		
000854н							
000858 _H	_	_	WREN[R/W] H 00000	0000 00000000	Wild register [S]		



A 11		BL. I			
Address	+0	+1	+2	+3	Block
00085С _н	_	_	_	_	
000860 _н	_	_	_	_	
000864н	_	_	_	_	
000868 _H	_	_	_	_	Reserved [S]
00086С _н	_	_	_	_	ineserved [5]
000870 _H	_	_	_	_	
000874 _H	_	_	_	_	
000878 _Н	_	_		_	
00087С _н	_	_	_	_	Reserved [S]
000880н	WRAR00 [R/W] W	XXXXXX XXXXXX			
000884н	WRDR00 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	ΚΧ		
000888н	WRAR01 [R/W] W	XXXXXX XXXXXX			
00088С _н	WRDR01 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	(X		
000890н	WRAR02 [R/W] W	XXXXXX XXXXXX			
000894 _H	WRDR02 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	ΚX		
000898 _Н	WRAR03 [R/W] W	XXXXXX XXXXXX			
00089Сн	WRDR03 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	(X		
0008A0 _н	WRAR04 [R/W] W	XXXXXX XXXXXX			Wild register [S]
0008А4 _н	WRDR04 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	ΚX		<u> </u>
0008A8 _H	WRAR05 [R/W] W	XXXXXX XXXXXX			
0008АС _н	WRDR05 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	(X		
0008B0 _H	WRAR06 [R/W] W	XXXXXX XXXXXX			
0008B4 _H	WRDR06 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	ΚX		
0008B8 _H	WRAR07 [R/W] W				
0008BC _H	WRDR07 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	(X		
0008С0н	WRAR08 [R/W] W	XXXXXX XXXXXX			
0008С4 _Н	WRDR08 [R/W] W XXXXXXXX XXXXX	xxx xxxxxxxx xxxxxx	(X		



Address	+0	+1	lue / Register Name +2	+3	Block	
0008С8 _Н	WRAR09 [R/W] W	XXXX XXXXXX				
0008ССн	WRDR09 [R/W] W XXXXXXXX XXXXXXX	XXXXXXXX XXXXXXX	<			
0008D0 _H	WRAR10 [R/W] W					
0008D4 _H	WRDR10 [R/W] W	XXXXXXXX XXXXXXX	<			
0008D8 _H	WRAR11 [R/W] W					
0008DC _H	WRDR11 [R/W] W XXXXXXXX XXXXXXX		(
0008E0 _H	WRAR12 [R/W] W		`		Wild register [S]	
0008E4 _H	WRDR12 [R/W] W XXXXXXXX XXXXXXX	XXXXXXXX XXXXXXX	<			
0008E8 _H	WRAR13 [R/W] W	<xxx td="" xxxxxx<=""><td></td><td></td><td></td></xxx>				
0008EC _H	WRDR13 [R/W] W	XXXXXXXX XXXXXXX	<			
0008F0 _н	WRAR14 [R/W] W		,			
0008F4 _H	WRDR14 [R/W] W XXXXXXXX XXXXXXX		(
0008F8 _H	WRAR15 [R/W] W	<xxx td="" xxxxxx<=""><td></td><td></td><td></td></xxx>				
0008FC _H	WRDR15 [R/W] W XXXXXXXX XXXXXXX		(
000900 _Н to 000BF8 _Н	_	_	_	_	Reserved	
000BFC _н	_	_	UER [W] B,H,W		OCDU	
000C00 _H	DCCR0[R/W] W 00000000 000000	000 0-000000				
000C04 _H	DCSR0[R/W] H 0000		DTCR0[R/W] H 00000000 00000000			
000C08 _H	DSAR0[R/W] W	XXXXXXXX XXXXXXX	•			
000C0C _H	DDAR0 [R/W] W XXXXXXXX XXXXXXX	XXXXXXXX XXXXXXX	<			
000C10 _H	DCCR1 [R/W] W 00000000 000000	DMA controller [S]				
000C14 _H	DCSR1 [R/W] H 0000		DTCR1 [R/W] H 00000000 00000000			
000C18 _H	DSAR1 [R/W] W XXXXXXXX XXXXXXX	xxxxxxxx xxxxxxx	<			
000C1C _H	DDAR1 [R/W] W XXXXXXXX XXXXXXX	XXXXXXXX XXXXXXX	<			



A -1-1	Address Offset Value / Register Name						
Address	+0	+1	+2	+3	Block		
000С20 _н	000C20 _H DCCR2 [R/W] W 00000000 00000000 0-000000						
000С24 _Н	DCSR2 [R/W] H 0000		DTCR2 [R/W] H 00000000 00000000				
000C28 _H	DSAR2 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	(X				
000С2С _н	DDAR2 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	(X				
000С30 _Н	DCCR3[R/W] W 00000000 000000	00 0-000000					
000С34 _Н	DCSR3 [R/W] H 0000		DTCR3 [R/W] H 00000000 00000000				
000С38 _Н	DSAR3 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	(X				
000C3C _H	DDAR3 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	(X				
000С40 _н	DCCR4 [R/W] W 00000000 000000	00 0-000000					
000C44 _H	DCSR4 [R/W] H 0 000				DMA controller [S]		
000C48 _H	DSAR4[R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	(X				
000C4C _H	DDAR4[R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	(X				
000С50 _н	DCCR5 [R/W] W 00000000 000000	00 0-000000					
000С54 _н	DCSR5 [R/W] H 0000		DTCR5 [R/W] H 00000000 00000000				
000C58 _H	DSAR5 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	ΚΧ				
000C5C _H	DDAR5 [R/W] W XXXXXXXX XXXXXXX						
000С60 _н	DCCR6 [R/W] W 00000000 000000						
000С64н	DCSR6 [R/W] H 0000		DTCR6 [R/W] H 00000000 00000000				
000С68 _н	DSAR6 [R/W] W XXXXXXXX XXXXXXX						
000C6C _H	DDAR6 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx					



A 11		Div. I					
Address	+0	+1	+2	+3	Block		
000С70 _Н	DCCR7 [R/W] W 00000000 00000000						
000C74 _H	DCSR7 [R/W] H 0000		DTCR7 [R/W] H 00000000 00000000				
000C78 _H	DSAR7 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	·····································				
000С7С _Н	DDAR7 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	ΚΧ				
000С80 _н	DCCR8 [R/W] W 00000000 000000	00 0-000000					
000C84 _H	DCSR8 [R/W] H 0000		DTCR8 [R/W] H 00000000 00000000				
000C88 _H	DSAR8 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	ΚΧ				
000С8Сн	DDAR8 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	ΚΧ				
000С90 _Н	DCCR9 [R/W] W 00000000 00000000 0-000000						
000С94 _н	DCSR9 [R/W] H 0000		DTCR9 [R/W] H 00000000 00000000		DMA controller [S]		
000C98 _H	DSAR9 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	ΚX				
000С9С _н	DDAR9 [R/W] W XXXXXXXX XXXXXXX	xxxxxxx xxxxxx	ΚX				
000CA0 _H	DCCR10 [R/W] W 00000000 000000	00 0-000000					
000CA4 _H	DCSR10[R/W] H 0000		DTCR10[R/W] H 00000000 00000000				
000CA8 _H	DSAR10 [R/W] W XXXXXXXX XXXXXXXX	xxxxxxxx xxxxxx	ΚX				
000CAC _H	DDAR10 [R/W] W XXXXXXXX XXXXXXX	DDAR10 [RW] W XXXXXXX XXXXXXX XXXXXXXX					
000CB0 _H	DCCR11[R/W] W 00000000 000000						
000CB4 _H	DCSR11 [R/W] H 0000		DTCR11 [R/W] H 00000000 00000000				
000CB8 _H	DSAR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						
000CBC _H	DDAR11 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						



A -1-1		Address Offset V	alue / Register Name		Disc. i		
Address	+0	+1	+2	+3	Block		
000CC0 _H	DCC0 _H DCCR12 [R/W] W 000000 -00000000 0-000000						
000CC4 _H	DCSR12 [R/W] H 0000						
000CC8 _H	DSAR12 [R/W] W XXXXXXXX XXXXXX	x xxxxxxx xxxxx	ΚΧ				
000CCC _H	DDAR12 [R/W] W XXXXXXXX XXXXXX	X XXXXXXX XXXXX	ΚΧ				
000CD0 _H	DCCR13 [R/W] W 00000000 00000	0000 0-000000					
000CD4 _H	DCSR13[R/W] H 0000		DTCR13[R/W] H 00000000 00000000				
000CD8 _H	DSAR13[R/W] W XXXXXXXX XXXXXX	X XXXXXXX XXXXXX	ΚX				
000CDC _H	DDAR13[R/W] W XXXXXXXX XXXXXX	X XXXXXXXX XXXXXX	ΚX		DMA controller [S]		
000CE0 _H	DCCR14[R/W] W 00000000 00000	0000 0-000000					
000CE4 _H	DCSR14[R/W] H 0000						
000CE8 _H	DSAR14[R/W] W XXXXXXXX XXXXXX	X XXXXXXXX XXXXXX	ΚX				
000CEC _H	DDAR14[R/W] W XXXXXXXX XXXXXX	x xxxxxxx xxxxx	ΚX				
000CF0 _H	DCCR15[R/W] W 00000000 00000	0000 0-000000					
000CF4 _H	DCSR15[R/W] H 0000		DTCR15[R/W] H 00000000 00000000				
000CF8 _H	DSAR15[R/W] W XXXXXXXX XXXXXX	x xxxxxxxx xxxxx	ΚX				
000CFC _H	DDAR15[R/W] W XXXXXXXX XXXXXX	X XXXXXXXX XXXXXX	ΚX				
000D00 _H to 000DF0 _H	_	_	_	_	Reserved [S]		
000DF4 _H	_	_	DNMIR[R/W] B 00	DILVR[R/W] B 11111			
000DF8 _н	DMACR[R/W] W 0 0				DMA controller [S]		
000DFC _H	_	_	_	_	Reserved [S]		



Address		Block			
Address	+0	+1	+2	+3	BIOCK
000E00 _H	DDR00[R/W] B,H,W 00000000	DDR01[R/W] B,H,W 00000000	DDR02[R/W] B,H,W 00000000	DDR03[R/W] B,H,W 00000000	
000E04 _H	DDR04[R/W] B,H,W 00000000	DDR05[R/W] B,H,W -0000000	DDR06[R/W] B,H,W 00000000	DDR07[R/W] B,H,W 00000000	
000E08 _H	DDR08[R/W] B,H,W 00000000	DDR09[R/W] B,H,W 00000000	DDR10[R/W] B,H,W 00000000	DDR11[R/W] B,H,W 00000000	Data direction Register *4:CY91F578/9 only
000E0C _H	DDR12[R/W] B,H,W 00000000	DDR13[R/W] B,H,W 00-00000	DDR14[R/W] B,H,W 000000000°4	DDR15[R/W] B,H,W 00000000° ⁴	
000Е10 _н	DDR16[R/W] B,H,W 000000000*4	DDR17[R/W] B,H,W 000000000*4	DDR18[R/W] B,H,W 000000000*4	DDR19[R/W] B,H,W 000000000*4	
000E14 _H to 000E1C _H	_	_	_	_	Reserved
000E20 _H	PFR00[R/W] B,H,W 00000000	PFR01[R/W] B,H,W 00000000	PFR02[R/W] B,H,W 00000000	PFR03[R/W] B,H,W 10000000	
000E24 _H	PFR04[R/W] B,H,W 111111111	PFR05[R/W] B,H,W 111111111	PFR06[R/W] B,H,W 00000000	PFR07[R/W] B,H,W 00000000	
000E28 _H	PFR08[R/W] B,H,W 00000000	PFR09[R/W] B,H,W 0-000000	PFR10[R/W] B,H,W 00000000	PFR11[R/W] B,H,W 00000000	Port function register *4:CY91F578/9 only
000E2C _H	PFR12[R/W] B,H,W 00000000	PFR13[R/W] B,H,W 00-00000	PFR14[R/W] B,H,W 000000000°4	PFR15[R/W] B,H,W 000000000°4	
000E30 _H	PFR16[R/W] B,H,W 000000000°4	PFR17[R/W] B,H,W 000000000°4	PFR18[R/W] B,H,W 000000000°4	PFR19[R/W] B,H,W 000000000°4	
000E34 _H to 000E3C _H	_	_	_	_	Reserved
000E40 _H	PDDR00[R] B,H,W XXXXXXXX	PDDR01[R] B,H,W XXXXXXXX	PDDR02[R] B,H,W XXXXXXXX	PDDR03[R] B,H,W XXXXXXXX	
000E44 _H	PDDR04[R] B,H,W XXXXXXXX	PDDR05[R] B,H,W XXXXXXXX	PDDR06[R] B,H,W XXXXXXXX	PDDR07[R] B,H,W XXXXXXXX	
000E48 _H	PDDR08[R] B,H,W XXXXXXXX	PDDR09[R] B,H,W XXXXXXXX	PDDR10[R] B,H,W XXXXXXXX	PDDR11[R] B,H,W XXXXXXXX	Input data direct read register *4:CY91F578/9 only
000E4C _H	PDDR12[R] B,H,W XXXXXXXX	PDDR13[R] B,H,W XX-XXXXX	PDDR14[R] B,H,W XXXXXXXX*4	PDDR15[R] B,H,W XXXXXXXX*4	
000E50 _н	PDDR16[R] B,H,W XXXXXXXX ⁴	PDDR17[R] B,H,W XXXXXXXX*4	PDDR18[R] B,H,W XXXXXXXX ⁴	PDDR19[R] B,H,W XXXXXXXX ^{*4}	
000E54 _н to 000E5С _н	_	_	_	_	Reserved



Addross		Block			
Address	+0	+1	+2	+3	BIOCK
000E60 _H	EPFR00[R/W] B,H,W 00000000	EPFR01[R/W] B,H,W 00000000	EPFR02[R/W] B,H,W 00000	EPFR03[R/W] B,H,W 00000	
000E64 _н	EPFR04[R/W] B,H,W 00000	EPFR05[R/W] B,H,W 00000	EPFR06[R/W] B,H,W 00000	EPFR07[R/W] B,H,W 00000	
000E68 _H	EPFR08[R/W] B,H,W	EPFR09[R/W] B,H,W 00000	EPFR10[R/W] B,H,W -0000000	EPFR11[R/W] B,H,W 000000	
000E6C _H	EPFR12[R/W] B,H,W 000000	EPFR13[R/W] B,H,W 000000	EPFR14[R/W] B,H,W 000000	EPFR15[R/W] B,H,W -0000000	
000E70 _H	EPFR16[R/W] B,H,W 00000000	EPFR17[R/W] B,H,W 00000000	EPFR18[R/W] B,H,W 10000000	EPFR19[R/W] B,H,W 11111111	
000Е74 _н	EPFR20[R/W] B,H,W 111111111	EPFR21[R/W] B,H,W 00000000	EPFR22[R/W] B,H,W 00000000	EPFR23[R/W] B,H,W 00000000	
000Е78 _Н	EPFR24[R/W] B,H,W	EPFR25[R/W] B,H,W	EPFR26[R/W] B,H,W	EPFR27[R/W] B,H,W 00000	Extended port function register
000E7C _H	EPFR28[R/W] B,H,W 0000	EPFR29[R/W] B,H,W 00000000	EPFR30[R/W] B,H,W 00000000	EPFR31[R/W] B,H,W 00000000	
000Е80н	EPFR32[R/W] B,H,W 00000000	EPFR33[R/W] B,H,W 00000	EPFR34[R/W] B,H,W	EPFR35[R/W] B,H,W 00000	
000E84 _н	EPFR36[R/W] B,H,W	EPFR37[R/W] B,H,W 00000000	EPFR38[R/W] B,H,W 00000	EPFR39[R/W] B,H,W 00000000	
000E88 _н	EPFR40[R/W] B,H,W 000000	EPFR41[R/W] B,H,W	EPFR42[R/W] B,H,W	EPFR43[R/W] B,H,W 00000000	
000E8C _H	EPFR44[R/W] B,H,W 000000000	EPFR45[R/W] B,H,W 00000000	EPFR46[R/W] B,H,W 000000	EPFR47[R/W] B,H,W	
000E90 _H	_	_	_	_	1
000Е94н	EPFR52[RW] B,H,W	EPFR53[R/W] B,H,W 00000	EPFR54[R/W] B,H,W	_	Extended port function register
000E98 _H to 000E9C _H	_	_	_	_	Reserved



Address	+0	+1	+2	+3	Block
000EA0 _H	PPCR00[R/W] B,H,W 111111111	PPCR01[R/W] B,H,W 11111111	PPCR02[R/W] B,H,W 11111111	PPCR03[R/W] B,H,W 11111111	
000EA4 _H	PPCR04[R/W] B,H,W 111111111	PPCR05[R/W] B,H,W 11111111	PPCR06[R/W] B,H,W 11111111	PPCR07[R/W] B,H,W 11111111	
000EA8 _H	PPCR08[R/W] B,H,W 111111111	PPCR09[R/W] B,H,W 11111111	PPCR10[R/W] B,H,W 111111111	PPCR11[R/W] B,H,W 111111111	Port pull-up/down control register *4:CY91F578/9 only
000EAC _H	PPCR12[R/W] B,H,W 111111111	PPCR13[R/W] B,H,W 11-11111	PPCR14[R/W] B,H,W 111111111 ⁻⁴	PPCR15[R/W] B,H,W 11-111111*4	
000EB0 _H	PPCR16[R/W] B,H,W 111111111*4	PPCR17[R/W] B,H,W 111111111*4	PPCR18[R/W] B,H,W 111111111*4	PPCR19[R/W] B,H,W 11-11111*4	
000EBC _H	_	_	_	_	Reserved
000EC0 _H	PPER00[R/W] B,H,W 00000000	PPER01[R/W] B,H,W 00000000	PPER02[R/W] B,H,W 00000000	PPER03[R/W] B,H,W 00000000	
000EC4 _H	PPER04[R/W] B,H,W 00000000	PPER05[R/W] B,H,W 00000000	PPER06[R/W] B,H,W 00000000	PPER07[R/W] B,H,W 00000000	
000EC8 _H	PPER08[R/W] B,H,W 00000000	PPER09[R/W] B,H,W 00000000	PPER10[R/W] B,H,W 00000000	PPER11[R/W] B,H,W 00000000	Port pull-up/down enable register *4:CY91F578/9 only
000ECC _H	PPER12[R/W] B,H,W 00000000	PPER13[R/W] B,H,W 00-00000	PPER14[R/W] B,H,W 00000000°4	PPER15[R/W] B,H,W 00000000°4	
000ED0 _H	PPER16[R/W] B,H,W 00000000°4	PPER17[R/W] B,H,W 00000000°4	PPER18[R/W] B,H,W 00000000°4	PPER19[R/W] B,H,W 00000000°4	
000EDC _H	_	_	_	_	Reserved
000EE0 _H	PILR00[R/W] B,H,W 11111111	PILR01[R/W] B,H,W 111111111	PILR02[R/W] B,H,W 111111111	PILR03[R/W] B,H,W 111111111	
000EE4 _H	PILR04[R/W] B,H,W 11111111	PILR05[R/W] B,H,W 11111111	PILR06[R/W] B,H,W 11111111	PILR07[R/W] B,H,W 111111111	
000EE8 _H	PILR08[R/W] B,H,W 111111111	PILR09[R/W] B,H,W 11111111	PILR10[R/W] B,H,W 111111111	PILR11[R/W] B,H,W 111111111	Port input level selection register *4:CY91F578/9 only
000EEC _H	PILR12[R/W] B,H,W 111111111	PILR13[R/W] B,H,W 11-11111	PILR14[R/W] B,H,W	PILR15[R/W] B,H,W 111111111 ⁻⁴	
000EF0 _н	PILR16[R/W] B,H,W 111111111 ^{*4}	PILR17[R/W] B,H,W 111111111 ^{*4}	PILR18[R/W] B,H,W	PILR19[R/W] B,H,W 111111111 ^{*4}	
000EFC _н	_	_	_	_	Reserved



Address	Address Offset Value / Register Name					
Address	+0	+1	+2	+3	Block	
000F00 _H	EPILR00[R/W] B,H,W 00000000	EPILR01[R/W] B,H,W 00000000	EPILR02[R/W] B,H,W 00000000	EPILR03[R/W] B,H,W 00000000		
000F04 _H	EPILR04[R/W] B,H,W 00000000	EPILR05[R/W] B,H,W 00000000	EPILR06[R/W] B,H,W 00000000	EPILR07[R/W] B,H,W 00000000	Extended Port input	
000F08 _H	EPILR08[R/W] B,H,W 000000000	EPILR09[R/W] B,H,W 00000000	EPILR10[R/W] B,H,W 00000000	EPILR11[R/W] B,H,W 00000000	level selection register *4:CY91F578/9 only	
000F0C _H	EPILR12[R/W] B,H,W 00000000	EPILR13[R/W] B,H,W 00-00000	EPILR14[R/W] B,H,W 000000000°4	EPILR15[R/W] B,H,W 00000000°4		
000F10 _H	EPILR16[R/W] B,H,W 00000000*4	EPILR17[R/W] B,H,W 000000000°4	EPILR18[R/W] B,H,W 00000000°4	EPILR19[R/W] B,H,W 00000000°4		
000F1C _H	_	_	_	_	Reserved	
000F20 _H	PODR00[R/W] B,H,W 00000000	PODR01[R/W] B,H,W 00000000	PODR02[R/W] B,H,W 00000000	PODR03[R/W] B,H,W 00000000		
000F24 _H	PODR04[R/W] B,H,W 00000000	PODR05[R/W] B,H,W 00000000	PODR06[R/W] B,H,W 00000000	PODR07[R/W] B,H,W 00000000		
000F28 _Н	PODR08[R/W] B,H,W 00000000	PODR09[R/W] B,H,W 00000000	PODR10[R/W] B,H,W 00000000	PODR11[R/W] B,H,W 00000000	Port output drive register *4:CY91F578/9 only	
000F2С _н	PODR12[R/W] B,H,W 00000000	PODR13[R/W] B,H,W 00-00000	PODR14[R/W] B,H,W 00000000°4	PODR15[R/W] B,H,W 00000000°4		
000F30 _H	PODR16[R/W] B,H,W 00000000°4	PODR17[R/W] B,H,W 000000000°4	PODR18[R/W] B,H,W 00000000°4	PODR19[R/W] B,H,W 00000000°4		
000F34 _н	_	EPODR01 [R/W] B,H,W 00000000	EPODR02 [R/W] B,H,W 00000000	EPODR03 [R/W] B,H,W -0000000	Extended Port output	
000F38 _H	EPODR06 [R/W] B,H,W 00000000	EPODR07 [R/W] B,H,W 00000000	EPODR08 [R/W] B,H,W 00000000	_	drive register	
000F3C _H	_	_	_	_	Reserved	
000F40 _H	PORTEN [R/W] B,H,W0	_	_	_	Port input enable register	
000F44 _н to 000F6С _н	_	_	_	_	Reserved	
000F70 _H	RCRH0[W] H,W XXXXXXXX	RCRL0[W] B,H,W XXXXXXXX	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	Ha/days 2222	
000F74 _H	CCR0[R/W] B,H 00000000 -0001000		_	CSR0[R/W] B 00000000	Up/down counter 0	
000F78 _H to 000F7C _H	_	_	_	_	Reserved	



A al al 22 a a		Address Offset Va	lue / Register Name		Disak	
Address	+0	+1	+2	+3	Block	
000F80 _н	RCRH1[W] H,W XXXXXXXX	RCRL1[W] B,H,W XXXXXXXX	UDCRH1 [R] H,W 00000000	UDCRL1[R] B,H,W 00000000	Up/down counter 1	
000F84 _H	CCR1[R/W] B,H 00000000 -0001000		_	CSR1[R/W] B 00000000	Op/down counter 1	
000F88 _H to 000F8С _Н	_	_	_	_	Reserved	
000F90 _H	OCCP4 [R/W] W 00000000 00000000 000	000000 00000000				
000F94 _H	OCCP5 [R/W] W 00000000 00000000 000	000000 00000000			Output compare 4,5	
000F98 _H	OCFS45 [R/W] B, H, W	_	OCSH45 [R/W] B, H, W 000	OCSL45[R/W] B, H, W 000000	-	
000F9C _H	_	_	_	_	Reserved	
000FA0 _H	CPCLR2 [R/W] W 11111111 11111111 11	111111 11111111		1		
000FA4 _H	TCDT2 [R/W] W 00000000 00000000 000	000000 00000000			Free-run timer 2	
000FA8 _H	TCCSH2 [R/W] B,H,W 000	TCCSL2 [R/W] B,H,W -1-00000	_			
000FAC _H	CPCLR3 [R/W] W 11111111 11111111 11	111111 11111111				
000FB0 _н	TCDT3 [R/W] W 00000000 00000000 000	000000 00000000			Free-run timer 3	
000FB4 _н	TCCSH3 [R/W] B,H,W 000	TCCSL3 [R/W] B,H,W -1-00000	_			
000FB8 _H	CPCLR4 [R/W] W 11111111 11111111 11	111111 11111111	1			
000FBC _H	TCDT4 [R/W] W 00000000 00000000 000				Free-run timer 4	
000FC0 _H	TCCSH4 [R/W] B,H,W 000	TCCSL4 [R/W] B,H,W -1-00000				
000FC4 _H	CPCLR5 [R/W] W					
000FC8 _H	TCDT5 [R/W] W 00000000 00000000 000	Free-run timer 5				
000FCС _н	TCCSH5 [R/W]B,H,W 000	TCCSL5 [R/W]B,H,W -1-00000	_		Tree-ruit uniel 3	



Address		Address Offset Val	ue / Register Name		Diagle		
Address	+0	+1	+2	+3	Block		
000FD0 _н	IPCP6 [R] W XXXXXXXX XXXXXXX						
000FD4 _н	IPCP7 [R] W XXXXXXXX XXXXXXX	Input capture 6,7					
000FD8 _Н	ICFS67 [R/W] B, H, W 00	_	LSYNS1 [R/W] B,H,W 0000	ICS67 [R/W] B, H, W 00000000	mpat oupture o,r		
000FDC _н	IPCP8 [R] W XXXXXXXX XXXXXXX						
000FE0 _н	IPCP9 [R] W XXXXXXXX XXXXXXX	(XXXXXXXX XXXXXXX			Input capture 8,9		
000FE4 _H	ICFS89 [R/W] B, H, W 00	_	_	ICS89 [R/W] B, H, W 00000000			
000FE8 _H	IPCP10 [R] W XXXXXXXX XXXXXXX	(XXXXXXXX XXXXXXX					
000FEC _н	IPCP11 [R] W XXXXXXXX XXXXXXX	« xxxxxxxx xxxxxxx			Input capture 10,11		
000FF0 _н	ICFS1011 [R/W] B, H, W 00	_	_	ICS1011 [R/W] B, H, W 000000000	_ imput capture 10,11		
000FF4 _н to 000FFC _н	_	_	_	_	Reserved		
001000н	SACR [R/W] B,H,W	PICD [R/W] B,H,W0011	_	_	Clock control		
001004 _н to 00103С _н	_	_	_	_	Reserved		
001040 _н	_	SGDER0 [R/W] B,H,W 00000000	SGCR0[R/W] B,H,W -0000-0- 000000				
001044н	SGAR0[R/W] B,H,W 00000000 00000000		SGFR0[R/W] B,H,W 00000000	SGNR0[R/W] B,H,W 00000000	Sound generator 0		
001048н	SGTCR0[R/W] B,H,W 00000000	SGIDR0[R/W] B,H,W 00000000	SGPCR0[R/W] B,H,W 00000000 11111111		_		
00104С _н	SGDMAR0[W] B,H,W 00000000 00000000 00	000000 00000000					
001050 _н to 00105С _н	_	_	_	_	Reserved		
001060н	_	SGDER1[R/W] B,H,W 00000000	SGCR1[R/W] B,H,W -0000-0- 000000				
001064 _Н	SGAR1[R/W] B,H,W 00000000 00000000		SGFR1[R/W] B,H,W 00000000				
001068 _Н	SGTCR1[R/W] B,H,W 00000000	SGIDR1[R/W] B,H,W 00000000	SGPCR1[R/W] B,H,W 00000000 11111111		Sound generator 1		
00106С _н	SGDMAR1[W] B,H,W 00000000 00000000 00000000						



Address		Address Offset Va	lue / Register Name		Block	
Address	+0	+1	+2	+3	BIOCK	
001070 _H to 00107С _Н	_	_	_	_	Reserved	
001080 _H	_	SGDER2[R/W] B,H,W 00000000	SGCR2[R/W] B,H,W -0000-0- 000000			
001084 _H	SGAR2[R/W] B,H,W 00000000 00000000		SGFR2[R/W] B,H,W 00000000	SGNR2[R/W] B,H,W 00000000	Sound generator 2	
001088 _H	SGTCR2[R/W] B,H,W 000000000	SGIDR2[R/W] B,H,W 00000000	SGPCR2[R/W] B,H,W 00000000 11111111			
00108С _н	SGDMAR2[W] B,H,W 00000000 00000000 00	000000 00000000				
001090 _H to 00109С _Н	_	_	_	_	Reserved	
0010А0н	_	SGDER3[R/W] B,H,W 00000000	SGCR3[R/W] B,H,W -0000-0- 000000			
0010A4 _H	SGAR3[R/W] B,H,W 00000000 00000000		SGFR3[R/W] B,H,W 00000000	SGNR3[R/W] B,H,W 00000000	Sound generator 3	
0010A8 _H	SGTCR3[R/W] B,H,W 000000000	SGIDR3[R/W] B,H,W 00000000	SGPCR3[R/W] B,H,W	00000000 11111111		
0010АС _н	SGDMAR3[W] B,H,W 00000000 00000000 00	000000 00000000				
0010B0 _H to 0010BC _H	_	_	_	_	Reserved	
0010C0 _H	_	SGDER4[R/W] B,H,W 00000000	SGCR4[R/W] B,H,W -0000-0- 000000			
0010C4 _H	SGAR4[R/W] B,H,W 00000000 00000000		SGFR4[R/W] B,H,W 00000000	SGNR4[R/W] B,H,W 00000000	Sound generator 4	
0010C8 _H	SGTCR4[R/W] B,H,W 00000000	SGIDR4[R/W] B,H,W 00000000	SGPCR4[R/W] B,H,W 00000000 111111111			
0010СС _н	SGDMAR4[W] B,H,W 00000000 00000000 00000000				1	
0010D0 _H to 00112C _H	_	_	_	_	Reserved	



Address		Address Offset Value / Register Name						
	+0	+1	+2	+3	Block			
001130 _H	_	_	_	CRCCR[R/W] B,H,W -0000000				
001134 _н	CRCINIT[R/W] B,H,W 11111111 1111111 1111	111 1111111	,		CRC operation			
001138 _H	CRCIN[R/W] B,H,W 00000000 00000000 00	CRCIN[R/W] B,H,W 00000000 00000000 00000000						
00113С _н	CRCR[R] B,H,W 1111111 111111 1111							
001140 _н to 001FFC _н	_	_	_	_	Reserved			



Address Offset Value / Register				gister Name	
Address	+0	+1	+2	+3	Block
002000н	CTRLR0 [R/W] B,H,W		STATR0[R/W] B,H,W 00000000		
002004 _H	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0[R/W] B,H,W -0100011 00000001		
002008 _H	INTR0 [R] B,H,W 00000000 00000000		TESTR0[R/W] B,H,W		
00200C _H	BRPER0 [R/W] B,H,W 0000		_		
002010 _H	IF1CREQ0 [R/W] B,H,W 0 00000001		IF1CMSK0 [R/W] B,H,W 00000000		
002014 _H	IF1MSK20 [R/W] B,H,W 11-11111 11111111		IF1MSK10 [R/W] B,H,W 111111111 11111111		
002018 _Н	IF1ARB20 [R/W] B,H,W 00000000 00000000		IF1ARB10 [R/W] B,H,W 00000000 00000000		
00201C _H	IF1MCTR0 [R/W] B,H,W 00000000 00000		_		
002020 _H	IF1DTA10 [R/W] B,H,W 00000000 00000000		IF1DTA20[R/W] B,H,W 00000000 00000000		CAN0 (64msb)
002024 _H	IF1DTB10 [R/W] B,H,W 00000000 00000000		IF1DTB20 [R/W] B,H,W 00000000 000000000		
$002028_{H}, \\ 00202C_{H}$	Reserved				
002030 _H , 002034 _H	Reserved (IF1 data mirror)			
002038 _н , 00203С _н	Reserved				
002040н	IF2CREQ0 [R/W] B,H,W 0 00000001		IF2CMSK0 [R/W] B,H,W 00000000		
002044 _H	IF2MSK20 [R/W] B,H,W 11-11111 11111111		IF2MSK10 [R/W] B,H,W 11111111 11111111		
002048 _H	IF2ARB20 [R/W] B,H,W 00000000 00000000		IF2ARB10 [R/W] B,H,W 00000000 00000000		
00204Сн	IF2MCTR0 [R/W] B,H,W 00000000 00000		_		



A al al	Address Offset Value / Register Name				
Address	+0	+0 +1 +2 +3			
002050 _н	IF2DTA10 [R/W] B,H,W 00000000 00000000		IF2DTA20 [R/W] B,H,W 00000000 00000000		
002054 _H	IF2DTB10				
002058 _H , 00205С _Н	Reserved				
002060 _н , 002064 _н	Reserved (IF2 data mirror)				
002068 _Н to 00207С _Н	Reserved				
002080 _H	TREQR20 [R] B,H,W 00000000 00000000		TREQR10 [R] B,H,W 00000000 00000000		
002084 _H	TREQR40 [R] B,H,W 00000000 00000000		TREQR30 [R] B,H,W 00000000 00000000		
002088 _H	_		_		
00208С _н	_		_		
002090н	NEWDT20 [R] B,H,W 00000000 00000000		NEWDT10 [R] B,H,W 00000000 00000000		CAN0 (64msb)
002094 _H	NEWDT40 [R] B,H,W 00000000 00000000		NEWDT30 [R]B,H,W 00000000 00000000		
002098 _H	_		_		
00209С _н	_		_		
0020A0 _Н	INTPND20 [R] B,H,W 00000000 00000000		INTPND10 [R] B,H,W 00000000 00000000		
0020A4 _H	INTPND40 [R] B,H,W 00000000 00000000		INTPND30 [R] B,H,W 00000000 000000000		
0020A8 _H	_		_		
0020AС _н	_		_		
0020В0 _н	MSGVAL20 [R] B,H,W 00000000 00000000		MSGVAL10 [R] B,H,W 00000000 000000000		
0020В4 _Н	MSGVAL40 [R] B,H,W 00000000 00000000		MSGVAL30 [R] B,H,W 00000000 000000000		
0020B8 _н	_		_		
0020BC _н	_		_		
0020C0 _H to 0020FC _H	Reserved				



A 11		DI I			
Address	+0	+1	+2	+3	Block
002100 _H	CTRLR1 [R/W] B,H,W 000-0001		STATR1[R/W] B,H,W		
002104 _H	ERRCNT1 [R] B,H,W 00000000 00000000		BTR1[R/W] B,H,W -0100011 00000001		
002108 _H	INTR1 [R] B,H,W 00000000 00000000		TESTR1[R/W] B,H,W		
00210C _H	BRPER1 [R/W] B,H,W 0000		_		
002110 _H	IF1CREQ1 [R/W] B,H,W 0 00000001		IF1CMSK1 [R/W] B,H,W 00000000		
002114 _H	IF1MSK21 [R/W] B,H,W 11-11111 11111111		IF1MSK11 [R/W] B,H,W 111111111 11111111		
002118 _H	IF1ARB21 [R/W] B,H,W 00000000 00000000		IF1ARB11 [R/W] B,H,W 00000000 00000000		
00211C _H	IF1MCTR1 [R/W] B,H,W 00000000 00000		_		CAN1 (32msb)
002120 _H	IF1DTA11 [R/W] B,H,W 00000000 00000000		IF1DTA21 [R/W] B,H,W 00000000 00000000		(JZIIISD)
002124 _H	IF1DTB11 [R/W] B,H,W 00000000 00000000		IF1DTB21 [R/W] B,H,W 00000000 00000000		
002128 _H , 00212С _Н	Reserved				
002130 _Н , 002134 _Н	Reserved (IF1 data mirro	r)			
002138 _н , 00213С _н	Reserved				
002140 _H	IF2CREQ1 [R/W] B,H,W 0 00000001		IF2CMSK1 [R/W] B,H,W 00000000		
002144 _Н	IF2MSK21 [R/W] B,H,W 11-11111 11111111		IF2MSK11 [R/W] B,H,W 11111111 11111111		
002148 _H	IF2ARB21 [R/W] B,H,W 00000000 00000000		IF2ARB11 [R/W] B,H,W 00000000 00000000		
00214C _H	IF2MCTR1 [R/W] B,H,W 00000000 00000		_		



٠		Dii-			
Address	+0	+3	Block		
002150 _н	IF2DTA11 [R/W] B,H,W 00000000 00000000		IF2DTA21 [R/W] B,H,W 00000000 00000000		
002154 _Н	IF2DTB11				
002158 _H , 00215С _Н	Reserved				
002160 _H , 002164 _H	Reserved (IF2 data mirror)			
002168 _H to 00217C _H	Reserved				
002180 _H	TREQR21 [R] B,H,W 00000000 00000000		TREQR11 [R] B,H,W 00000000 00000000		
002184 _H	_		_		
002188 _H	_		_		
00218C _H	_		_		
002190н	NEWDT21 NEWDT11 [R] B,H,W 00000000 00000000 00000000 000000000				CAN1 (32msb)
002194 _Н	_		_		
002198 _H	_		_		
00219С _н	_		_		
0021А0н	INTPND21 [R] B,H,W 00000000 00000000		INTPND11 [R] B,H,W 00000000 00000000		
0021A4 _H	_		_		
0021A8 _H	_		_		
0021AC _H	_		_		
0021B0 _H	MSGVAL21 [R] B,H,W 00000000 00000000		MSGVAL11 [R] B,H,W 00000000 00000000		
0021B4 _H	_				
0021B8 _H	_		_		
0021BC _H	_		_		
0021C0 _H to 0021FC _H	Reserved				



	Address Offset Value / Register Name							
Address	+0	+1	+2	+3	Block			
002200н	CTRLR2 [R/W] B,H,W 000-0001		STATR2[R/W] B,H,W					
002204 _H	ERRCNT2[R] B,H,W 00000000 00000000		BTR2[R/W] B,H,W -0100011 00000001					
002208 _H	INTR2[R] B,H,W 00000000 00000000		TESTR2[R/W] B,H,W X00000					
00220C _H	BRPER2 [R/W] B,H,W 0000		_					
002210 _Н	IF1CREQ2[R/W] B,H,W 0 00000001		IF1CMSK2[R/W] B,H,W 00000000					
002214 _H	IF1MSK22 [R/W] B,H,W 11-11111 11111111		IF1MSK12[R/W] B,H,W 11111111 11111111					
002218 _H	IF1ARB22 [R/W] B,H,W 00000000 00000000		IF1ARB12[R/W] B,H,W 00000000 00000000					
00221C _H	IF1MCTR2[R/W] B,H,W 00000000 00000		_					
002220 _H	IF1DTA12 [R/W] B,H,W 00000000 00000000		IF1DTA22[R/W] B,H,W 00000000 00000000					
002224 _H	IF1DTB12 [R/W] B,H,W 00000000 00000000		CAN2 (32msb)					
002228 _H , 00222С _Н	Reserved							
002230 _H , 002234 _H	Reserved (IF1 data mirro	r)						
002238 _Н , 00223С _Н	Reserved							
002240 _Н	IF2CREQ2[R/W] B,H,W 0 00000001		IF2CMSK2[R/W] B,H,W					
002244 _H	IF2MSK22 [R/W] B,H,W 11-11111 11111111							
002248 _H	IF2ARB22[R/W] B,H,W 00000000 00000000							
00224С _Н	IF2MCTR2[R/W] B,H,W 00000000 00000							
002250 _Н	IF2DTA12[R/W] B,H,W 00000000 00000000							
002254н	IF2DTB12[R/W] B,H,W 00000000 00000000		IF2DTB22[R/W] B,H,W 000000000 000000000					



A 11		DI. I					
Address	+0	+1	+2	+3	Block		
002258 _H , 00225С _Н	Reserved						
002260 _н , 002264 _н	Reserved (IF2 data mirr						
002268 _Н to 00227С _Н	Reserved						
002280 _H	TREQR22[R] B,H,W 00000000 00000000						
002284 _Н	_		_				
002288 _H	_		_				
00228C _H	_		_				
002290 _Н	NEWDT22[R] B,H,W 00000000 00000000		NEWDT12[R] B,H,W 00000000 00000000		CAND		
002294 _H	_		_		CAN2 (32msb)		
002298 _H	_		_		7		
00229С _н	_		_	_			
0022A0 _H	INTPND22[R] B,H,W 00000000 00000000		INTPND12[R] B,H,W 00000000 00000000				
0022A4 _H	_		_				
0022A8 _H	_		_				
0022AС _н	_		_				
0022B0 _н	MSGVAL22[R] B,H,W 00000000 00000000		MSGVAL12[R] B,H,W 00000000 00000000	· ·			
0022B4 _H	_		_				
0022B8 _H	_		_				
0022BC _H	_		_				
0022C0 _H to 0022FC _H	_	_	_	_	Reserved		
002300 _н	DFCTLR[R/W] B,H,W -0	_		DFSTR[R/W] B,H,W 001	WorkFlash		
002304 _H	_	_	_	_			
002308н	FLIFCTLR [R/W] B,H,W 000	_	FLIFFER1 [R/W] B,H,W	FLIFFER2 [R/W] B,H,W	Flash/ WorkFlash		
00230C _H to 0023FC _H	_	_	_	_	Reserved		



A d due e e	Address Offset Value / Register Name							
Address	+0	+1	+2	+3	Block			
002400 _H	SEEARX[R] B,H,W 000000 00000000 -0000000 000000000*4		DEEARX[R] B,H,W 000000 00000000 -0000000 00000000					
002404 _H	EECSRX[R/W] B,H,W 0000	_	B,H,W 000000 00000000					
002408 _H	_		EFECRX [R/W] B,H,\					
00240C _H to 002FFC _H	_	_	_	_	Reserved			
003000 _H	SEEARA[R] B,H,W 000 00000000 0000 00000000°4		DEEARA[R] B,H,W 000 00000000 0000 00000000° ⁴	1				
003004 _H	EECSRA[R/W] B,H,W 0000	_	EFEARA[R/W] B,H,W 000 00000000 0000 000000000°4	EFEARA[R/W] B,H,W 000 00000000				
003008н	_		EFECRA [R/W] B,H,\					
00300С _н to 003FFС _н	_	_	_	_	Reserved			
004000 _H to 007FFC _H	Backup-RAM ^{*5}				Backup RAM area			
008000 _H to 00FEFC _H	_	_	_	_	Reserved (00F000 _H to[S])			
00FF00 _н	DSUCR [R/W] B,H,W		_	_	OCDU [S]			
00FF04 _H to 00FF0C _H	_	_	_	_	Reserved [S]			
00FF10 _H	PCSR [R/W] B,H,W XXXXXXXX XXXXXXX	OCDU [S]						
00FF14 _н	PSSR [R/W] B,H,W XXXXXXXX XXXXXXX	x xxxxxxx xxxxx	ХХХ	ζ				
00FF18 _H to 00FFF4 _H	_	_	_	_	Reserved [S]			



Address		Plack				
Address	+0	+1	+2	+3	Block	
00FFF8 _н	EDIR1 [R] B,H,W XXXXXXXX XXXXXXX	xxxxxxx xxxxxxx				
00FFFC _H	EDIR0 [R] B,H,W XXXXXXXX XXXXXXX	xxxxxxx xxxxxxx			OCDU [S]	

[[]S]: It is a system register. The illegal instruction exception (data access error) is generated when read/write is performed on these registers in the user mode.

^{*3:} The initial value is different by part number. For details, refer to the CSVCR register in chapter "Clock Supervisor"

^{*4:} CY91F578/9 only

^{*5:} See the maximum size of series on the memory map



12. Interrupt Vector Table

This list shows the assignments of interrupt factors and interrupt vectors/interrupt control registers.

Interrupt Vector

Interrupt Factor	Interrupt Number		Interrupt	Offset	Default Address for	RN
interrupt ractor	Decimal	Hexa- decimal	Level	Oliset	TBR	*1
Reset	0	00	-	3FC _H	000FFFFС _н	-
System reserved	1	01	-	3F8 _H	000FFFF8 _H	-
System reserved	2	02	-	3F4 _H	000FFFF4 _н	-
System reserved	3	03	-	3F0 _H	000FFFF0 _н	-
System reserved	4	04	-	3EC _H	000FFFEC _H	-
FPU exception	5	05	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	06	-	3E4 _H	000FFFE4 _H	-
Exception of data access protection violation	7	07	-	3E0 _H	000FFFE0 _н	-
Data access error interrupt	8	08	-	3DC _H	000FFFDC _H	-
INTE instruction	9	09	-	3D8 _H	000FFFD8 _H	-
Instruction break	10	0A	-	3D4 _H	000FFFD4 _H	-
System Reserved	11	0B	-	3D0 _H	000FFFD0 _н	-
System Reserved	12	0C	-	3ССн	000FFFCС _н	-
System Reserved	13	0D	-	3C8 _H	000FFFC8 _H	-
Exception of illegal instruction	14	0E	-	3C4 _H	000FFFС4 _н	-
NMI request/ XBS RAM double-bit error detection/ Backup RAM double-bit error detection	15	0F	15 (F _H) Fixed	3С0н	000FFFC0 _н	-
External interrupt 0-7	16	10	ICR00	3ВС _н	000FFFBC _H	0
External interrupt 8-15	17	11	ICR01	3B8 _H	000FFFB8 _H	1
Reload timer 0/1/4/5	18	12	ICR02	3В4 _н	000FFFB4 _н	2(*2)
Reload timer 2/3/6	19	13	ICR03	3B0 _H	000FFFB0 _н	3(*2)
Multi-function serial interface ch.0 (reception completed)/ Multi-function serial interface ch.0 (status)	20	14	ICR04	3AC _H	000FFFAC _H	4 (*3)
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 _H	000FFFA8 _H	5
Multi-function serial interface ch.1 (reception completed)/ Multi-function serial interface ch.1 (status)	22	16	ICR06	3А4 _н	000FFFA4 _н	6 (*3)
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 _H	000FFFA0 _н	7
LIN-UART2 (reception completed)	24	18	ICR08	39C _H	000FFF9C _H	8
LIN-UART2 (transmission completed)	25	19	ICR09	398 _H	000FFF98 _н	9
LIN-UART3 (reception completed)	26	1A	ICR10	394 _H	000FFF94 _н	10



Interrupt Feater		rrupt nber	Interrupt	Offset	Default Address for	RN
Interrupt Factor	Decimal	Hexa- decimal	Level	Offset	TBR	*1
LIN-UART3 (transmission completed)	27	1B	ICR11	390н	000FFF90 _н	11
LIN-UART4 (reception completed)	28	1C	ICR12	38C _H	000FFF8С _н	12
LIN-UART4 (transmission completed)	29	1D	ICR13	388 _H	000FFF88 _н	13
LIN-UART5 (reception completed)	30	1E	ICR14	384 _H	000FFF84 _н	14
LIN-UART5 (transmission completed)	31	1F	ICR15	380 _H	000FFF80 _н	15
LIN-UART6 (reception completed)	32	20	ICR16	37C _H	000FFF7С _н	16
LIN-UART6 (transmission completed)	33	21	ICR17	378 _H	000FFF78 _н	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _н	-
CAN2/ Up/down counter 0/ Up/down counter 1	36	24	ICR20	36C _H	000FFF6С _н	-
Real time clock	37	25	ICR21	368 _H	000FFF68 _н	-
Sound generator 0 / LIN-UART7 (reception completed)	38	26	ICR22	364 _H	000FFF64 _H	22
Sound generator 1 / LIN-UART7 (transmission completed)	39	27	ICR23	360 _H	000FFF60 _н	23
PPG0/1/10/11/20/21	40	28	ICR24	35C _H	000FFF5С _н	24
PPG2/3/12/13/22/23	41	29	ICR25	358 _H	000FFF58 _H	25
PPG4/5/14/15	42	2A	ICR26	354 _H	000FFF54 _н	26
PPG6/7/16/17	43	2B	ICR27	350 _H	000FFF50 _н	27
PPG8/9/18/19	44	2C	ICR28	34C _H	000FFF4С _н	28
Multi-function serial interface ch.8 (reception completed)/ Multi-function serial interface ch.8 (status) / HS_SPI reception interrupt request	45	2D	ICR29	348 _H	000FFF48 _H	29 (*4)
Main timer/Sub timer/PLL timer / Multi-function serial interface ch.8(transmission completed)/ HS_SPI transmission interrupt request	46	2E	ICR30	344 _H	000FFF44 _H	30 (*4)
Clock calibration unit (Sub oscillation) / Sound generator 4/ Multi-function serial interface ch.9 (reception completed) / Multi-function serial interface ch.9 (status)	47	2F	ICR31	340н	000FFF40 _H	31 (*5)
A/D converter	48	30	ICR32	33C _H	000FFF3C _H	32
Clock calibration Unit (CR oscillation) / Multi-function serial interface ch.9 (transmission completed)	49	31	ICR33	338 _H	000FFF38 _н	33 (*5)
Free-run timer 0/2/4	50	32	ICR34	334 _H	000FFF34 _H	-
Free-run timer 1/3/5	51	33	ICR35	330 _H	000FFF30 _H	-
ICU0/6 (fetching)	52	34	ICR36	32C _H	000FFF2C _H	36
ICU1/7 (fetching)	53	35	ICR37	328 _H	000FFF28 _H	37
ICU2/8 (fetching)	54	36	ICR38	324 _H	000FFF24 _H	38
ICU3/9 (fetching)	55	37	ICR39	320 _H	000FFF20 _н	39
ICU4/10 (fetching)	56	38	ICR40	31C _H	000FFF1C _H	40
ICU5/11 (fetching)	57	39	ICR41	318 _H	000FFF18 _H	41



Interrupt Factor	Interrupt Number		Interrupt	Offset	Default Address for	RN
Interrupt Factor	Decimal	Hexa- decimal	Level	Offset	TBR	*1
OCU0/1/6/7/10/11 (match)	58	ЗА	ICR42	314 _H	000FFF14 _н	42
OCU2/3/4/5/8/9 (match)	59	3B	ICR43	310 _H	000FFF10 _н	43
Base timer 0 IRQ0 / Base timer 0 IRQ1 / Sound generator 2	60	3C	ICR44	30C _H	000FFF0С _н	44
Base timer 1 IRQ0 / Base timer 1 IRQ1 / Sound generator 3 / XBS RAM single bit error generation / Backup RAM single bit error generation	61	3D	ICR45	308 _H	000FFF08 _H	45 (*6)
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delayed interrupt	63	3F	ICR47	300 _H	000FFF00 _н	-
System reserved (Used for REALOS TM * ⁷ .)	64	40	-	2FC _H	000FFEFC _H	-
System reserved (Used for REALOS.)	65	41	-	2F8 _H	000FFEF8 _н	-
Used with the INT instruction.	66 255	42 FF	-	2F4 _H 000 _H	000FFEF4 _H 000FFC00 _H	-

^{*1:} It does not support the DMA transfer request by the interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

^{*2:} Reload timer ch.4 to ch.6 does not support the DMA transfer by the interrupt.

^{*3:} The status of the multi-function serial interface does not support the DMA transfer by I²C reception.

^{*4:} HS_SPI does not support the DMA transfer by the interrupt.

^{*5:} The clock calibration unit does not support the DMA transfer by the interrupt.

^{*6:} It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.

^{*7:} REALOS is the trademark of Cypress.



13. Electrical Characteristics

13.1 Absolute Maximum Ratings

Parameter	Comple of		Rating	Unit	Domonico	
Parameter	Symbol	Min	Max	Unit	Remarks	
	V _{CC} 5	V _{SS} -0.3	V _{SS} +6.0	V		
Power supply voltage*1,*2	DV_CC	V _{SS} -0.3	V _{SS} +6.0	V	DV _{CC} ≤ V _{CC} 5	
	V _{cc} E	V _{SS} -0.3	V _{SS} +6.0	V	V _{CC} E ≤ V _{CC} 5	
Analog power supply voltage*1,*2	AV _{CC}	V _{SS} -0.3	V _{SS} +6.0	V	AVRH≤ AV _{CC} ≤ V _{CC} 5	
Analog reference voltage*1	AVRH	V _{SS} -0.3	V _{SS} +6.0	V	AVRH≤ AV _{CC}	
	V _{I1}	V _{SS} -0.3	V _{CC} 5+0.3	V		
Input voltage*1	V_{12}	V _{SS} -0.3	V _{CC} 5+0.3	V	SMC shared pin	
	V_{IE}	V _{SS} -0.3	V _{CC} 5+0.3	V		
Analog pin input voltage*1	V _{IA} 5	V _{SS} -0.3	V _{cc} 5+0.3	V		
	V _{O1}	V _{SS} -0.3	V _{CC} 5+0.3	V		
Output voltage*1	V _{O2}	V _{SS} -0.3	V _{CC} 5+0.3	V	SMC shared pin	
	V _{OE}	V _{SS} -0.3	V _{CC} 5+0.3	V		
Maximum clamp current	I _{CLAMP}	-4	4	mA	*8	
Total maximum clamp current	Σ I _{CLAMP}	_	20	mA	*8	
"L" level maximum output current *3	I _{OL1}	_	7	mA	2 mA is selected*6	
L level maximum output current	I _{OL2}	_	40	mA	30 mA is selected *7	
"L" level average output current *4	I _{OLAV1}	_	2	mA	2 mA is selected *6	
L level average output current	I _{OLAV2}	_	30	mA	30 mA is selected *7	
"L" level total output current*5	ΣI _{OL1}	_	50	mA	*6	
L level total output current	ΣI _{OL2}	_	250	mA	*7	
"H" level maximum output current*3	I _{OH1} *3	_	-7	mA	2 mA is selected*6	
Trilever maximum output current	I _{OH2} *3	_	-40	mA	30 mA is selected *7	
"H" level average output current*4	I _{OHAV1} *4	_	-2	mA	2 mA is selected *6	
11 lovel average output current	I _{OHAV2} *4	_	-30	mA	30 mA is selected *7	
"H" level total output current*5	ΣI_{OH1}	_	-50	mA	*6	
11 level total output outlett	ΣI_{OH2}	_	-250	mA	*7	
Power consumption	P _D	_	710	mW		
Operating temperature	T _A	-40	+105	°C		
Storage temperature	Tstg	-55	+150	°C		

^{*1:} This parameter is based on Vss = AVss = DVss = 0.0 V.

^{*2:} Caution must be taken that AVcc, DVcc, and VccE do not exceed Vcc5 upon power-on and under other circumstances.

^{*3:} Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*4:} Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

^{*5:} The total output current is defined as the maximum current value flowing through all of corresponding pins.

^{*6:} Outputs other than P60-P87 pins


^{*7:} Output of P60-P87 pins



*8:

- Corresponding pins: all general-purpose ports. (Except P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P053, P90/ADTG/PPG0_2)
- · Use within recommended operating conditions.
- Use at DC voltage (current).
- The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
- Note that when the microcontroller drive current is low, such as in the low power consumption modes, the + B input potential can increase the potential at the V_{CC} pin via a protective diode, possibly affecting other devices.
- Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave + B input pins open.

Sample Recommended Circuit



WARNING:

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.




13.2 Recommended Operating Conditions

 $(V_{SS} = DV_{SS} = AV_{SS} = 0.0V)$

Parameter	Symbol	Value		Unit	Remarks
Parameter	Symbol	Min	Max	Onic	Remarks
	V _{cc} 5	4.5	5.5	V	
	DV _{cc}	4.5	5.5	٧	Decemberded energian guarantee range
	AV _{CC} 5	4.5	5.5	٧	Recommended operation guarantee range
Dower ounnly voltoge	V _{cc} E	3.0	5.5	٧	
Power supply voltage	V _{cc} 5	3.5	5.5	٧	
	DV _{cc}	3.5	5.5	٧	Operation guarantee range
	AV _{CC} 5	3.5	5.5	٧	Operation guarantee range
	V _{cc} E	2.7	5.5	٧	
Smoothing capacitor	Cs	4.7 (tolerance with	in±50%)	μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C_S as the smoothing capacitor on the V_{CC} pin.
Operating temperature	T _A	-40	+105	°C	

^{*:} Refer to the following diagram for details on the connection of smoothing capacitor Cs.



WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



13.3 DC Characteristics

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Condition		Value		Unit	Remarks
r drameter	Syllibol	riii Naiile	Condition	Min	Тур	Max	Onn	Remarks
	V _{IH1}		CMOS input level is selected	0.7×V _{CC} E	_	V _{CC} 5 +0.3	V	*
	V _{IH2}	P010 to P017, P020 to P027,	CMOS hysteresis input level is selected	0.7×V _{CC} E	_	V _{CC} 5 +0.3	V	*
	V _{IH3}	P030 to P036	Automotive input level is selected	0.8×V _{CC} E		V _{CC} 5 +0.3	V	*
	V _{IH4}		TTL input level is selected	2.0	_	V _{cc} 5 +0.3	V	*
	V _{IH5}	P000 to P007, P037,	CMOS input level is selected	0.7×V _{CC} 5	_	V _{CC} 5 +0.3	V	
"H" level input	V _{IH6}	P040 to P047, P050 to P057, P060 to P067, P070 to P077,	CMOS hysteresis input level is selected	0.7×V _{CC} 5	_	V _{cc} 5 +0.3	V	
voltage	V _{IH7}	P080 to P087, P090 to P097, P100 to P107,	Automotive input level is selected	0.8×V _{CC} 5	_	V _{cc} 5 +0.3	V	
	V _{IH8}	P110 to P117, P120 to P127, P130 to P137, P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197 ^{*1}	TTL input level is selected	2.0	_	V _{cc} 5 +0.3	V	
	V _{IH9}	RSTX, NMIX, MD2	_	0.7×V _{CC} 5	_	V _{cc} 5 +0.3	٧	
	V _{IH10}	MD0, MD1	_	0.7×V _{CC} 5	_	V _{CC} 5 +0.3	V	
	V _{IH11}	DEBUGIF	_	2.0	_	V _{CC} 5 +0.3	V	

^{*:} $V_{CC}E = 5.0V \pm 10\%$, or $V_{CC}E = 3.0$ to 3.6V

^{*1:} CY91F578/9 only supports P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197.



(T_A: Recommended operating conditions, V_{CC}5 = 5.0 V±10%, V_{CC}E = 5.0 V±10%, V_{SS} = DV_{SS} = AV_{SS} = 0.0V)

Parameter	Cumbal	Pin Name	Condition		Value	e	Unit	Remarks
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit	Remarks
	V _{IL1}		CMOS input level is selected	V _{SS} -0.3	_	0.3×V _{cc} E	V	*
V	V _{IL2}	P010 to P017, P020 to P027, P030 to P036	CMOS hysteresis input level is selected	V _{SS} -0.3	_	0.3×V _{CC} E	V	*
	V _{IL3}		Automotive input level is selected	V _{SS} -0.3	_	0.5×V _{cc} E	V	*
	V _{IL4}		TTL input level is selected	V _{SS} -0.3	_	0.8	V	*
	V _{IL5}	P000 to P007, P037,	CMOS input level is selected	V _{SS} -0.3	_	0.3×V _{cc} 5	V	
V _{IL6}	V _{IL6}	P040 to P047, P050 to P057, P060 to P067,	CMOS hysteresis input level is selected	V _{SS} -0.3	_	0.3×V _{cc} 5	V	
"L" level input voltage	V _{IL7}	P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P137, P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197	Automotive input level is selected	V _{SS} -0.3	_	0.5×V _{cc} 5	V	
Vilage	V _{IL8}		TTL input level is selected	V _{ss} -0.3	_	0.8	V	
	V _{IL9}	RSTX, NMIX, MD2	_	V _{SS} -0.3	_	0.3×V _{cc} 5	V	
	V _{IL10}	MD0, MD1	_	V _{SS} -0.3	_	0.3×V _{cc} 5	V	
	V _{IL11}	DEBUGIF	_	V _{SS} -0.3	_	0.8	V	

^{*:} $V_{CC}E = 5.0V\pm10\%$, or $V_{CC}E = 3.0$ to 3.6V

^{*1:} CY91F578/9 only supports P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197.



(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, V_{CC}E = 5.0V±10%, V_{SS} = DV_{SS} = AV_{SS} = 0.0V)

Doromotor	Symple of	Din Nama	Condition		Value		Unit	Domeska
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit	Remarks
	V _{OH1}	P010 to P017,	V _{CC} E = 3.0 V I _{OH} = -0.5 mA	V _{CC} E -0.5	_	V _{cc} E	V	*
	V _{OH2}		$V_{CC}E = 3.0 \text{ V}$ $I_{OH} = -1.0 \text{ mA}$	V _{cc} E -0.5	_	V _{CC} E	V	*
	V _{OH3}		$V_{CC}E = 3.0 \text{ V}$ $I_{OH} = -2.0 \text{ mA}$	V _{cc} E -0.5	_	V _{CC} E	V	*
V_{OH4}	P000 to P007, P037, P040 to P047, P050 to P056,	V _{CC} 5 = 4.5 V I _{OH} = -1.0 mA	V _{CC} 5 -0.5	_	V _{cc} 5	V		
"H" level output voltage	V _{OH5}	P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P137, P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197*1	$V_{CC}5 = 4.5 \text{ V}$ $I_{OH} = -2.0 \text{ mA}$	V _{CC} 5 -0.5	_	V _{cc} 5	V	
	V _{OH6}	P060 to P067, P070 to P077, P080 to P087	DV _{CC} = 4.5 V I _{OH} = -30.0 mA	DV _{CC} -0.5	_	DV _{CC}	٧	SMC shared pin

^{*:} $V_{CC}E = 5.0V \pm 10\%$, or $V_{CC}E = 3.0$ to 3.6V

^{*1:} CY91F578/9 only supports P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197.



(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit	Remarks
	V _{OL1}	P010 to P017.	$V_{CC}E = 3.0 \text{ V}$ $I_{OL} = 0.5 \text{ mA}$	0	_	0.4	٧	*
	V _{OL2}	P020 to P027, P030 to P036	$V_{CC}E = 3.0 \text{ V}$ $I_{OL} = 1.0 \text{ mA}$	0	_	0.4	V	*
	V _{OL3}		$V_{CC}E = 3.0 \text{ V}$ $I_{OL} = 2.0 \text{ mA}$	0	_	0.4	V	*
	V _{OL4}	P000 to P007, P037,	$V_{CC}5 = 4.5 \text{ V}$ $I_{OL} = 1.0 \text{ mA}$	0	_	0.4	V	
"L" level output voltage	Vols	P040 to P047, P050 to P056, P060 to P067, P070 to P077, P080 to P087, P090 to P097, P100 to P107, P110 to P117, P120 to P127, P130 to P137, P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197*1	$V_{CC}5 = 4.5 \text{ V}$ $I_{OL} = 2.0 \text{ mA}$	0	_	0.4	V	
	V _{OL6}	P060 to P067, P070 to P077, P080 to P087	$DV_{CC} = 4.5 \text{ V}$ $I_{OL} = 30.0 \text{ mA}$	0	_	0.55	V	SMC shared pin
	V _{OL7}	P127, P130, P132, P133	$V_{CC}5 = 4.5 \text{ V}$ $I_{OL} = 3.0 \text{ mA}$	0	_	0.4	V	I ² C shared pin (I ² C is selected)
	V _{OL8}	DEBUGIF	$V_{CC}5 = 2.7 \text{ V}$ $I_{OL} = 25.0 \text{ mA}$	0	_	0.25	٧	,

^{*:} $V_{CC}E = 5.0V \pm 10\%$, or $V_{CC}E = 3.0$ to 3.6V

^{*1:} CY91F578/9 only supports P140 to P147, P150 to P157, P160 to P167, P170 to P177, P180 to P187, P190 to P197.



(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Condition		Value		Unit	Rem
Farameter	Symbol	Fill Name	Condition	Min	Тур	Max	Unit	arks
land lank summer	II _{L1}	Port input pins other than P107,123	V _{cc} 5 = V _{cc} E =	-5	_	+5	μА	
Input leak current	II _{L2}	P107, P123 (DA shared pin)	$\begin{array}{c} \text{DV}_{\text{CC}} = \text{AV}_{\text{CC}} = 5.5 \text{ V} \\ \text{V}_{\text{SS}} < \text{V}_{\text{I}} < \text{V}_{\text{CC}} \end{array}$	-10	_	+10	μА	
	R _{UP1}	RSTX, NMIX	_	25	_	100	kΩ	
Pull-up resistance	R _{UP2}	All port input pins	Pull-up resistance is selected	25	_	100	kΩ	
Pull-down	R _{DOWN1}	MD2	_	25	_	100	kΩ	
resistance	R _{DOWN2}	All port input pins	Pull-down resistance is selected	25	_	100	kΩ	
Input capacitance	C _{IN1}	Other than VCCE, V _{CC} 5, V _{SS} , DV _{CC} , DV _{SS} , AV _{CC} , AV _{SS} , C, P060 to P067, P070 to P077, P080 to P087	_	_	5	15	pF	
	C _{IN2}	P060 to P067, P070 to P077, P080 to P087	When using SMC	_	15	45	pF	



(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, V_{CC}E = 5.0V±10%, V_{SS} = DV_{SS} = AV_{SS} = 0.0V)

Downwater	Comple of	Pin	Condition		Value		l lmit	Domoska
Parameter	Symbol	Name	Condition	Min	Тур	Max	Unit	Remarks
			At normal operation Operating frequency	_	60	100	mΔ	*4
			F _{CP} = 80 MHz, Fcpp = 40 MHz		00	125	1117.	*5
	I _{cc} 5		FLASH write Operating frequency	Min Typ Max Unit Rer - 60 100 mA *4 - 75 115 mA *3, *4 - 75 115 mA *3, *4 - 75 115 mA *3, *4 - 75 60 mA *4 *5 *5 mA *5 - 750 1400 μA When using external of TA = 25°C - 900 1550 μA When using external of TA = 25°C - 320 480 μA When using external of TA = 25°C - 320 480 μA TA = 25°C - 400 1200 μA TA = 25°C	*3, *4			
	1000		F _{CP} = 80 MHz, Fcpp = 40 MHz		73	140	IIIA	*3, *5
			At FLASH erase Operating frequency	_	75	115	m A	*3, *4
			F _{CP} = 80 MHz, Fcpp = 40 MHz		70	140	1117.	*3, *5
	I _{ccs} 5		At sleep mode Operating frequency		20	60	mΔ	*4
	ICCSO		F _{CP} = 80 MHz, Fcpp = 40 MHz			75	ША	*5
Power supply current	I _{CCBS} 5	V _{cc} 5	At bus sleep mode Operating frequency		15	55	mΔ	*4
	ICCBSO		F _{CP} = 80 MHz, Fcpp = 40 MHz		13	70		*5
	Ісст5		At RTC mode 4MHz source oscillation	_	750	1400	μΑ	When using external clock*1, T _A = 25°C
			Tivil 12 Source Oscillation	_	900	1550	μΑ	When using crystal, T _A = 25°C
	I _{ccтs} 5		At RTC mode shutdown	_	170	330	μΑ	When using external clock*1, T _A = 25°C
	Iccts5		4MHz source oscillation	_	320	480	μА	When using crystal, T _A = 25°C
		At stop mode	_	400	1200	μА	T _A = 25°C	
	I _{CCHS} 5		At stop mode shutdown	_	120	240	μA	T _A = 25°C



(TA: Recommended operating conditions, Vcc5 = 5.0V±10%, VccE = 5.0V±10%, Vss = DVss = AVss = 0.0V)

Parameter	Symbol	Pin Name	Condition		Value		Unit	Remar
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit	ks
High current output drive capacity Phase-to-phase deviation1	ΔV _{OH6}	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn (n = 0 to 5)	$\begin{array}{c} \text{DV}_{\text{CC}} = 4.5 \text{ V} \\ \text{I}_{\text{OH}} = \text{-}30.0 \text{ mA} \\ \text{Maximum deviation of} \\ \text{V}_{\text{OH6}} \end{array}$	_	_	90	mV	*2
High current output drive capacity Phase-to-phase deviation2	ΔV _{OL6}	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn (n = 0 to 5)	$\begin{array}{c} \text{DV}_{\text{CC}} = 4.5 \text{ V} \\ \text{I}_{\text{OL}} = 30.0 \text{ mA} \\ \text{Maximum deviation of} \\ \text{V}_{\text{OL6}} \end{array}$	_	_	90	mV	*2
LCD divider resistor	R _{LCD}	V0 to V1, V1 to V2, V2 to V3	_	6.25	12.5	25	kΩ	
COM0 to COM3 output impedance	R _{VCOM}	COMm (m = 0 to 3)	_	_	_	4.5	kΩ	
SEG00 to SEG31 output impedance	R _{VSEG}	SEGn (n = 00 to 31)	_	_	_	17	kΩ	
LCDC leak current	ILCDC	V0 to V3, COMm (m = 0 to 3), SEGn (n = 00 to 31)	T _A = +25°C	-0.5	_	+0.5	μΑ	

^{*1:} The power supply current value when the external clock is supplied from the X1 pin. Note that the power supply current value when using the external clock is different from that using the oscillator.

^{*2:} If PWM1P0/PWM1M0/PWM2P0/PWM2M0 of ch.0 is turned on simultaneously, the maximum deviation of V_{OH6} / V_{OL6} for each pin is defined. Same for other channels.

^{*3:} This product contains both program flash and WorkFlash. This parameter is defined when only one of them is in the write/erase state.

^{*4:} CY91F575/7

^{*5:} CY91F578/9




13.4 AC Characteristics


13.4.1 Main Clock Timing

(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, V_{SS} = DV_{SS} = AV_{SS} = 0.0V)

Parameter	Symbol	Pin	Conditio		Value)	Unit	Remarks
Farameter	Зушьог	Name	ns	Min	Тур	Max	Offic	Remarks
Source oscillation clock frequency	F _C	X0, X1	-	_	4	_	MHz	
Source oscillation clock cycle time	t _{CYL}	X0, X1	_	_	250	_	ns	
Internal consists a class, avala	F _{CP}	_	_	2	_	80	MHz	CPU clock
Internal operating clock cycle time*	F _{CPP}	_	_	2	_	40	MHz	Peripheral bus clock
ume	F _{CPT}	_	_	2	_	40	MHz	External bus clock
	t _{CP}	_	_	12.5	_	500	ns	CPU clock
Internal operating clock cycle	t _{CPP}	_	_	25	_	500	ns	Peripheral bus clock
time*	t _{CPT}	_	_	25	_	500	ns	External bus clock
CAN PLL jitter (when lock)	t _{PJ}	_	_	-10	-	+10	ns	F _{CP} = 80 MHz (4 MHz×Multiplied by 20)
Built-in CR oscillation frequency	F _{CCR}	_	_	50	100	200	kHz	

^{*:} The maximum / minimum value is defined when using the main clock and PLL clock.






Document Number: 002-04725 Rev. *B



13.4.2 Sub Clock Timing (Products without S-suffix)

(T_A: Recommended operating conditions, $V_{CC} = 5.0V \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0V$)


Parameter	Symbol	Pin Name	Conditions		Value Unit		Remarks	
raiametei	Symbol	r III Naille	Min Typ Max Unit				Remarks	
Source oscillation clock frequency	F _{CL}	X0A, X1A		_	32.768	_	kHz	
Source oscillation clock cycle time	t _{LCYL}	X0A, X1A	_	_	30.52	_	μs	












Internal operation clock frequency F (MHz)

Note: The CPU will be reset at the power supply voltage 4V±0.3V or less.

Oscillation Clock Frequency vs. Internal Operation Clock Frequency

				Interna	al Operation	Clock Freque	ency			
					PLL Clock					
		Main Clock	Multiplied by 1	Multiplied by 2						
Oscillation clock frequency	4 MHz	2 MHz	4 MHz	8 MHz	12 MHz	16 MHz		76 MHz	80 MHz	

■Example of oscillation circuit



Note: As to the product with its clock supervisor's initial value is "ON", when the oscillator is unable to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As a result, the CPU moves to the fail safe operation. Design your printed circuit board so that the oscillator can start oscillation within 20ms.

Document Number: 002-04725 Rev. *B



AC characteristics are specified by the following measurement reference voltage values.

Input Signal Waveform

Hysteresis Input Pin (Automotive)

0.8Vcc 0.5Vcc

Hysteresis Input Pin (CMOS Normal)

0.7Vcc 0.3Vcc

Hysteresis Input Pin (CMOS Hysteresis)

0.7Vcc 0.3Vcc

TTL Input Pin

2.0V 0.8V

Output Signal Waveform

Output Pin

2.4V 0.8V




13.4.3 Reset Input


(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin	Conditions	Value	Unit	Remarks		
Farameter	Symbol	Name	Conditions	Min	Max	Onit	itelliaiks	
				10	_	μs	Under normal operation	
Reset input time		RSTX		Oscillation time of oscillator* +100 µs	_	ms	In Stop mode	
	I _{RSTL}	KSIA	_	100 μs	_	μs	In RTC mode	
Width for reset input removal				1 μs	_	μs		

^{*:} The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%.

For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μ s and several ms, and for an external clock, the time is 0 ms.







13.4.4 Power-on Conditions

(T_A: Recommended operating conditions, V_{SS} = 0.0V)

Parameter	Cumbal	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
Level detection voltage	_	V _{cc} 5	_	2.1	2.3	2.5	V	When turning on power for microcontroller
Level detection hysteresis width	-	V _{cc} 5	_	ı	_	125	mV	During voltage drop
Level detection time	_	_	_	_	_	30	us	*1
Slope detection undetected standard	_	V _{cc} 5	V _{CC} 5 = at level detection release level time	-	_	4	mV/μs	*2
Power off time	t _{OFF}	V _{CC} 5	_	50	_	_	ms	*3

^{*1:} If the fluctuation of the power supply is faster than the low voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

^{*2:} When setting the power supply fluctuation to this standard or less, it is possible to suppress the slope detection. This is the standard when the power supply fluctuation is stable.

^{*3:} This time is to start the slope detection at next power on after power down and internal charge loss



13.4.5 Multi-function Serial

13.4.5.1 UART Timing


Bit setting: SMR: MD2 = 0, SMR: MD1 = 1, SMR: MD0 = 0, SMR: SCINV = 0, SCR: SPI = 0

(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, V_{CC}E = 5.0V±10%, V_{SS} = AV_{SS} = 0.0V)

Parameter	Symbol	Pin Name	Conditions	Val	ue	Unit	Remarks
Farameter	Symbol	riii Naiile	Conditions	Min	Max	Offic	Remarks
Serial clock cycle time	t _{scyc}	SCK0, SCK1, SCK8, SCK9		4t _{CPP}	_	ns	
SCK ↓→ SOT delay time	t _{SLOVI}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9	_	-30	+30	ns	Internal shift clock mode: $C_L = 50 \text{ pF}$ (When drive capability is 2 mA or more.)
Valid SIN→ SCK ↑ setup time	t _{ivshi}	SCK0, SCK1, SCK8, SCK9,		34	_	ns	C _L = 20 pF (When drive capability is 1 mA)
SCK ↑→ Valid SIN hold time	t _{shixi}	SIN0, SIN1, SIN8, SIN9		0	_	ns	
Serial clock "H" pulse width	t _{shsL}	SCK0, SCK1,		t _{CPP} +10 — n		ns	
Serial clock "L" pulse width	t _{SLSH}	SCK8, SCK9	•	2t _{CPP} -10	_	ns	
SCK ↓→ SOT delay time	t _{SLOVE}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9		_	33	ns	External shift clock mode: $C_L = 50 \text{ pF}$
Valid SIN→ SCK ↑setup time	t _{IVSHE}	SCK0, SCK1, SCK8, SCK9,	_	10	_	ns	(When drive capability is 2mA or more.) C _L = 20 pF (When drive capability is 1mA)
SCK ↑→ Valid SIN hold time	t _{SHIXE}	SIN0, SIN1, SIN8, SIN9		20		ns	(when drive capability is TITIA)
SCK fall time	t _F	SCK0, SCK1, SCK8, SCK9		_	5	ns	
SCK rise time	t _R	SCK0, SCK1, SCK8, SCK9			5	ns	

- · AC characteristic in CLK synchronized mode.
- \bullet $C_{\text{\tiny L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details.








Bit setting: SMR: MD2 = 0, SMR: MD1 = 1, SMR: MD0 = 0, SMR: SCINV = 1, SCR: SPI = 0

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Davamatan	Cumbal	Din Nama	Complitions	Valu	ie	l locit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	t _{scyc}	SCK0, SCK1, SCK8, SCK9		4t _{CPP}	_	ns	
SCK ↑ → SOT delay time	t _{shovi}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9	_	-30	+30	ns	Internal shift clock mode: C _L = 50 pF (When drive capability is 2 mA or more.)
Valid SIN→ SCK ↓setup time	t _{IVSLI}	SCK0, SCK1, SCK8, SCK9,		34	_	ns	C_L = 20 pF (When drive capability is 1 mA)
SCK ↓ → Valid SIN hold time	t _{SLIXI}	SIN0, SIN1, SIN8, SIN9	-	0	_	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK0, SCK1,	-	t _{CPP} +10	_	ns	
Serial clock "L"pulse width	t _{SLSH}	SCK8, SCK9		2t _{CPP} -10	_	ns	
SCK ↑ → SOT delay time	t _{SHOVE}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9		_	33	ns	External shift clock mode:
Valid SIN→ SCK ↓setup time	t _{IVSLE}	SCK0, SCK1, SCK8, SCK9,	_	10	_	ns	C_L = 50 pF (When drive capability is 2 mA or more.) C_L = 20 pF (When drive capability is 1 mA)
SCK ↓ → Valid SIN hold time		SIN0, SIN1, SIN8, SIN9		20		ns] IIIA)
SCK fall time	t _F	SCK0, SCK1, SCK8, SCK9		_	5	ns	
SCK rise time	t _R	SCK0, SCK1, SCK8, SCK9		_	5	ns	

- AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details.








Bit setting: SMR: MD2 = 0, SMR: MD1 = 1, SMR: MD0 = 0, SMR: SCINV = 0, SCR: SPI = 1

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Bananatan	0	Din Nama	O - m distinue -	Va	ilue	1114
Parameter	Symbol	Pin Name	Conditions	Min	Min	Unit
Serial clock cycle time	t _{scyc}	SCK0, SCK1, SCK8, SCK9		4t _{CPP}	_	ns
SCK↑→SOT delay time	t _{shovi}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9	Internal shift clock mode	-30	+30	ns
Valid SIN→SCK↓ setup time	t _{IVSLI}	SCK0, SCK1, SCK8, SCK9,	C _L = 50 pF (When drive capability is 2 mA or more.) C _L = 20 pF (When drive capability is 1 mA)	34	_	ns
SCK↓→ Valid SIN hold time	t _{SLIXI}	SIN0, SIN1, SIN8, SIN9	CL = 20 pr (when the capability is 1 mA)	0	_	ns
SOT→SCK↓ delay time	t _{sovli}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9		2t _{CPP} -30	_	ns
Serial clock "H" pulse width	t _{shsL}	SCK0, SCK1,		t _{CPP} +10	_	ns
Serial clock "L" pulse width	t _{SLSH}	SCK8, SCK9		2t _{CPP} -10	_	ns
SCK↑→SOT delay time	t _{SHOVE}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9	External shift clock mode	_	33	ns
Valid SIN→SCK↓ setup time	t _{IVSLE}	SCK0, SCK1, SCK8, SCK9,	C _L = 50 pF (When drive capability is 2 mA or more.) C _L = 20 pF (When drive capability is 1 mA)	10	_	ns
SCK↓→ Valid SIN hold time	t _{SLIXE}	SIN0, SIN1, SIN8, SIN9		20	-	ns
SCK fall time	t _F	SCK0, SCK1, SCK8, SCK9		_	5	ns
SCK rise time	t _R	SCK0, SCK1, SCK8, SCK9		_	5	ns

- AC characteristic in CLK synchronized mode.
- \bullet $C_{\text{\tiny L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters. Refer to Hardware Manual for details.








Bit setting: SMR: MD2 = 0, SMR: MD1 = 1, SMR: MD0 = 0, SMR: SCINV = 1, SCR: SPI = 1

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)


Dovernator	Curredo a l	Din Nama	Conditions	Va	lue	l losiá
Parameter	Symbol	Pin Name	Conditions	Min	Min	Unit
Serial clock cycle time	t _{scyc}	SCK0, SCK1, SCK8, SCK9		4t _{CPP}	_	ns
SCK↓→SOT delay time	t _{slovi}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9	Internal shift clock mode	-30	+30	ns
Valid SIN→SCK↑ setup time	t _{ivshi}	SCK0, SCK1, SCK8, SCK9,	Internal shift clock mode $C_L = 50 \text{ pF}$ (When drive capability is 2 mA or more.) $C_L = 20 \text{ pF}$ (When drive capability is 1 mA)	34	_	ns
SCK↑→ Valid SIN hold time	t _{shixi}	SIN0, SIN1, SIN8, SIN9		0	_	ns
SOT→SCK↑ delay time	t _{sovн} ı	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9		2t _{CPP} -30	-	ns
Serial clock "H"pulse width	t _{shsL}	SCK0, SCK1,		t _{CPP} +10	_	ns
Serial clock "L" pulse width	t _{sLSH}	SCK8, SCK9		2t _{CPP} -10	_	ns
SCK↓→SOT delay time	t _{SLOVE}	SCK0, SCK1, SCK8, SCK9, SOT0, SOT1, SOT8, SOT9	External shift clock mode	_	33	ns
Valid SIN→SCK↑ setup time	t _{IVSHE}	SCK0, SCK1, SCK8, SCK9,	C _L = 50 pF (When drive capability is 2 mA or more.) C _L = 20 pF (When drive capability is 1 mA)	10	_	ns
SCK↑→ Valid SIN hold time	t _{SHIXE}	SIN0, SIN1, SIN8, SIN9		20	_	ns
SCK fall time	t _F	SCK0, SCK1, SCK8, SCK9		_	5	ns
SCK rise time	t _R	SCK0, SCK1, SCK8, SCK9		_	5	ns

- · AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters. Refer to Hardware Manual for details.










*: Changes when writing to TDR register



13.4.5.2 External Clock (EXT = 1): asynchronous only

(TA: Recommended operating conditions, Vcc5 = 5.0V±10%, VccE = 5.0V±10%, Vss = AVss = 0.0V)

Parameter	Symbol Pin Name		Conditions	Value	Unit	
				Min	Max	
Serial clock "H" pulse width	t _{SHSL}	- 1	C _L =50 pF	t _{CPP} +10	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCK0, SCK1,	(When drive capability is 2 mA or more.)	t _{CPP} +10	-	ns
SCK fall time	t _F	SCK8, SCK9	C _L =20 pF (When drive capability is	-	5	ns
SCK rise time	t _R		1 mA)	-	5	ns





13.4.5.3 PC Timing

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Conditions	Standa	ard mode	High-s mo	peed de	Unit	Remark
i didilietei	Symbol	i iii ivailie	Conditions	Min	Max	Min	Max	Oilit	S
SCL clock frequency	f _{SCL}	SCK0_0, SCK1_0		0	100	0	400	kHz	
Repeat "start" condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}	SOT0_0, SOT1_0 (SDA) SCK0_0, SCK1_0 (SCL)		4.0	_	0.6	_	μs	
Width of "L" for SCL clock	t _{LOW}	SCK0_0, SCK1_0 (SCL)		4.7	_	1.3	_	μs	
Width of "H" for SCL clock	t _{HIGH}	SCK0_0, SCK1_0 (SCL)		4.0	_	0.6	_	μs	
Repeat "start" condition setup time SCL ↑→ SDA ↓	t _{SUSTA}	SCK0_0, SCK1_0 (SCL)	C _L = 50 pF (When drive capability is	4.7	_	0.6	_	μs	
Data hold time SCL ↓→ SDA ↓↑	t _{HDDAT}	SOT0_0, SOT1_0 (SDA) SCK0_0, SCK1_0 (SCL)	2 mA or more.) $C_L=20 \text{ pF}$ (When drive capability is 1 mA) $R = (V_P/I_{OL})$	0	3.45 ^{*2}	0	0.9	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}	SOT0_0, SOT1_0 (SDA) SCK0_0, SCK1_0 (SCL)	*1	250*3	-	100	_	ns	
"Stop" condition setup time SCL ↑ →SDA ↑	t _{susто}	SOT0_0, SOT1_0 (SDA) SCK0_0, SCK1_0 (SCL)		4.0	-	0.6	-	μs	
Bus-free time between "stop" condition and "start" condition	t _{BUF}	_		4.7	_	1.3	_	μs	
Noise filter	t _{SP}	_	_	2t _{CPP} *4	_	2t _{CPP} *4	_	ns	


^{*1:} R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively. V_P shows the power-supply voltage of the pull-up resistor and I_{OL} shows the V_{OL} guarantee current.

^{*2:} The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

^{*3:} A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".

^{*4:} t_{CPP} is the peripheral clock cycle time. Adjust the peripheral bus clock to 8MHz or more when use I²C.







13.4.6 LIN-UART Timing


Bit setting: ESCR: SCES = 0,ECCR: SCDE = 0

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	alue	Unit	Remarks		
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks		
Serial clock cycle time	t _{SCYC}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7		5t _{CPP}	_	ns			
SCK ↓ → SOT delay time	t _{SLOVI}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7	-	-50	+50	ns	Internal shift clock mode: C _L =80 pF+1 • TTL		
Valid SIN→ SCK ↑ setup time	t _{IVSHI}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7,		t _{CPP} +80	_	ns			
SCK ↑ → Valid SIN hold time	t _{SHIXI}	SIN2, SIN3, SIN4, SIN5, SIN6, SIN7		0	_	ns			
Serial clock "L" pulse width	t _{SLSH}	SCK2, SCK3, SCK4, SCK5,		3t _{CPP} -t _R	-	ns			
Serial clock "H" pulse width	t _{SHSL}	SCK6, SCK7		t _{CPP} +10	_	ns			
SCK ↓→ SOT delay time	t _{SLOVE}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7		-	2t _{CPP} +60	ns	External shift clock mode:		
Valid SIN→ SCK ↑ setup time	t _{IVSHE}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7,	_	30	_	ns	C _L =80 pF+1 • TTL		
SCK ↑ → Valid SIN hold time	t _{SHIXE}	SIN2, SIN3, SIN4, SIN5, SIN6, SIN7		t _{CPP} +30	_	ns			
SCK fall time	t _F	SCK2, SCK3,		_	10	ns			
SCK rise time	t _R	SCK4, SCK5, SCK6, SCK7		_	40	ns			

- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details.








Bit setting: ESCR: SCES=1, ECCR: SCDE=0

(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, V_{CC}E = 5.0V±10%, V_{SS} = AV_{SS} = 0.0V)

Danamatan.	0	Din Nome	0	Va	alue	1114	Dama alla		
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks		
Serial clock cycle time	t _{SCYC}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7		5t _{CPP}	_	ns			
SCK ↑→ SOT delay time	t _{SHOVI}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7	-	-50	+50	ns	Internal shift clock mode: C _L =80 pF+1 • TTL		
Valid SIN→ SCK ↓setup time	t _{IVSLI}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SIN2, SIN3, SIN4, SIN5.		t _{CPP} +80	_	ns			
SCK ↓→ Valid SIN hold time	t _{SLIXI}	SIN4, SIN5, SIN6, SIN7	IN4, SIN5,		_	ns			
Serial clock "H" pulse width	t _{SHSL}	SCK2, SCK3,		3t _{CPP} -t _R	-	ns			
Serial clock "L" pulse width	t _{SLSH}	SCK4, SCK5, SCK6, SCK7		t _{CPP} +10	-	ns			
SCK ↑→ SOT delay time	t _{SHOVE}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7		-	2t _{CPP} +60	ns	External shift clock mode:		
Valid SIN → SCK ↓setup time	t _{IVSLE}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7,]_	30	_	ns	C _L =80 pF+1 •TTL		
SCK ↓→ Valid SIN hold time	t _{SLIXE}	SIN2, SIN3, SIN4, SIN5, SIN6, SIN7		t _{CPP} +30		ns			
SCK fall time	t _F	SCK2, SCK3,		_	10	ns			
SCK rise time	t _R	SCK4, SCK5, SCK6, SCK7		_	40	ns			

- \bullet $C_{\text{\tiny L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details.








Bit setting: ESCR: SCES = 0, ECCR: SCDE = 1

(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, V_{CC}E = 5.0V±10%, V_{SS} = AV_{SS} = 0.0V)

Parameter	Symbol	Pin Name	Conditions	Valu	ue	Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	t _{scyc}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7		5t _{CPP}	-	ns	
SCK ↑→ SOT delay time	tshovi	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7		-50	+50	ns	
Valid SIN → SCK ↓setup time	t _{IVSLI}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7,	_	t _{CPP} +80	_	ns	Internal shift clock mode: C _L =80 pF+1 • TTL
SCK ↓→ Valid SIN hold time	t _{SLIXI}	SIN2, SIN3, SIN4, SIN5, SIN6, SIN7		0	_	ns	
SOT → SCK ↓ delay time	t _{sov⊔}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7		3t _{CPP} -70	_	ns	

- \bullet $C_{\text{\scriptsize L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details.






Bit setting: ESCR: SCES = 1, ECCR: SCDE = 1

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Cumbal	Din Nama	Conditions	Val	ue	Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	t _{SCYC}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7		5t _{CPP}	-	ns	
SCK ↓→ SOT delay time	tsLOVI	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7		-50	+50	ns	
Valid SIN→ SCK ↑ setup time	t _{IVSHI}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7,	_	t _{CPP} +80	_	ns	Internal shift clock Mode:
SCK ↑→ Valid SIN hold time	t _{SHIXI}	SIN2, SIN3, SIN4, SIN5, SIN6, SIN7		0	_	ns	C _L =80 pF+1 • TTL
SOT → SCK ↑ delay time	t _{sovні}	SCK2, SCK3, SCK4, SCK5, SCK6, SCK7, SOT2, SOT3, SOT4, SOT5, SOT6, SOT7		3t _{CPP} -70	_	ns	

- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. Refer to Hardware Manual for details.






13.4.7 Timer Input Timing

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)


Parameter	Parameter Symbol Pin Name	Din Nama	Conditions	Va	Unit		
Parameter	Syllibol		Conditions	Min	Max	Oilit	
Input pulse width	t _{TIWH} , t _{TIWL}	TINO, TIN1, TIN2, TIN3, ICU0 to ICU11, FRCK0 to FRCK5, TIOA, TIOB, AIN0, BIN0, ZIN0, AIN1, BIN1, ZIN1	_	4t _{CPP}	_	ns	



13.4.8 Trigger input timing

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{CC}E = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Pin Name Conditions		Value		Remarks
Parameter Symbol Pin I	PIII Naille	Fill Name Conditions		Max	Unit	Remarks	
Input pulse width	t _{TRGH} ,	INT0 to INT15, ADTG,	_	5t _{CPP}	_	ns	
		RX0 to RX2		1	_	μs	In stop mode






13.4.9 NMI Input Timing

(T_A: Recommended operating conditions, $V_{CC}5 = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	Unit		
Parameter	Зушьог	Fill Name	Conditions	Min	Max	Offic	
Input pulse width	t _{NMIL}	NMIX	_	4t _{CPP}	_	ns	



13.4.10 Low Voltage Detection (External Low-voltage Detection)

(TA: Recommended operating conditions, Vss = AVss = 0.0V)

			T	1				1
Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Тур	Max	Oilit	Remarks
Power supply voltage range	V _{CC} 5	V _{cc} 5	_	_	_	5.5	٧	
Detection voltage	V_{DL}	V _{CC} 5	*1	3.9	4.1	4.3	V	When power-supply voltage falls and detection level is set initially
Hysteresis width	V _{HYS}	V _{CC} 5	-	_	_	125	mV	When power-supply voltage rises
Low voltage detection time	Td	_	_	_	_	30	μs	
Power supply voltage fluctuation rate	_	V _{CC} 5	_	-2	_	2	V/ms	*2

^{*1:} If the power supply voltage fluctuates within the time less than the low-voltage detection time (Td), there is a possibility that the low-voltage detection will occur or stop after the power supply voltage passes the detection range.

^{*2:} In order to perform the low-voltage detection at the detection voltage (V_{DL}), be sure to suppress fluctuation of the power supply voltage within the limits of the power supply voltage fluctuation rate.



13.4.11 Low Voltage Detection (Internal Low-voltage Detection)

(T_A: Recommended operating conditions, V_{SS} = AV_{SS} = 0.0V)


Davamatan	Cumbal	Pin Name	Conditions	Value			l lmit	Domonico	
Parameter	Symbol		Conditions	Min	Тур	Max	Unit	Remarks	
Power supply voltage range	V_{RDP5}		_	_	_	1.3	V		
Detection voltage	V_{RDL}	V _{cc}	*	0.8	0.9	1.0	V	When power-supply voltage falls	
Hysteresis width	V _{RHYS}		_	-	_	50	mV	When power-supply voltage rises	
Low voltage detection time	Td	_	_	_	_	30	μs		

^{*:} If the fluctuation of the power supply is faster than the low voltage detection time (Td), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

13.4.12 High Current Output Slew Rate

(T_A: Recommended operating conditions, DVcc5 = AVcc = 5.0V±10%, Vss = AVss = 0.0V)

Parameter Symbol		Pin Name	Conditions	Value			Unit	Remarks	
		riii Naiile	Conditions	Min	Тур	Max	Oilit	Kelliaiks	
Output rise /fall time	t _{R2} , t _{F2}	P060 to P067, P070 to P077, P080 to P087	_	15	_	100	ns	load capacitance 85 pF	






13.4.13 Clock Output Timing

(TA: Recommended operating conditions, Vcc5 = VccE = AVcc = 5.0V±10%, Vss = AVss = 0.0V)

Parameter	Symbol	Pin Name	Conditions	Va	Unit	Remarks	
Faranietei				Min	Max	Offic	Remarks
Cycle time	t _{CYC}	SYSCLK		t _{CPT}	_	ns	
SYSCLK $\uparrow \rightarrow$ SYSCLK \downarrow	t _{CHCL}	SYSCLK	_	(1/2 t _{CYC}) - 7	(1/2 t _{CYC}) + 7	ns	
SYSCLK $\downarrow \rightarrow$ SYSCLK \uparrow	t _{CLCH}	SYSCLK		(1/2 t _{CYC}) - 7	(1/2 t _{CYC}) + 7	ns	






13.4.14 External Bus I/F (Synchronous Mode) Timing

(T_A: Recommended operating conditions, $V_{CC}5 = V_{CC}E = AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$) (External load capacitance 50pF)


Doromotor	Symbol	Pin Name	Value		Linit	Domonko
Parameter			Min	Max	Unit	Remarks
Cycle time	t _{CYC}	SYSCLK	25	_	ns	
ASX delay time	t _{CHASL} , t _{CHASH}	SYSCLK, ASX	0.5	18	ns	
CS0X to CS3X delay time	t _{CHCSL} , t _{CHCSH}	SYSCLK, CS0X to CS3X	0.5	18	ns	
A00 to A21 delay time	t _{CHAV} , t _{CHAX}	SYSCLK, A00 to A21	0.5	18	ns	
RDX delay time	t _{CHRL} , t _{CHRH}	SYSCLK, RDX	0.5	18	ns	
RDX minimum pulse	t _{RLRH}	RDX	t _{CYC} × 2 - 20	_	ns	RWT=1, set RWT to 1 or more. *
Data setup → RDX ↑ time	t _{DSRH}	RDX,	18 + t _{CYC}	_	ns	RWT=1, set RWT to 1 or more. *
RDX ↑→ data hold	t _{RHDH}	D16 to D31	0	_	ns	
WRnX delay time	t _{CHWL} , t _{CHWH}	SYSCLK, WR0X, WR1X	0.5	18	ns	
WRnX minimum pulse width	t _{WLWH}	WR0X, WR1X	t _{CYC} - 10	_	ns	WWT=0 *
SYSCLK ↑→ data output time	t _{CHDV}	SYSCLK,	0.5	18	ns	
SYSCLK ↑→ data hold time	t _{CHDX}	D16 to D31	_	18	ns	Set WRCS to 1 or more.
SYSCLK ↑→ address output time	t _{CHMAV}		0.5	18	ns	
SYSCLK $\uparrow \rightarrow$ address hold time	tснмах	SYSCLK, D16 to D31	_	18	ns	In multiplex mode, set as follows: Set CSWR and CSRD to 2 or more. ASCY must satisfy the following conditions because of setting ADCY>ASCY and protocol violation prevention. ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR Refer to Hardware Manual for details.

^{*:} If the bus is expanded by automatic wait insertion or RDY input, add time (tcyc x the number of expanded cycles) to the rated value.











13.4.15 External Bus I/F (Asynchronous Mode) Timing


(T_A: Recommended operating conditions, V_{CC}5 = V_{CC}E = AV_{CC} = 5.0V±10%, V_{SS} = AV_{SS} = 0.0V)

(External load capacitance 50pF)


			Va		(External load capacitance 50pF)	
Parameter	Symbol	Pin Name	Min	Max	Unit	Remarks
Cycle time	t _{CYC}	SYSCLK	25	_	ns	
Address setup → RDX↑time	t _{ASRH}	RDX,	2 ×t _{CYC} – 12	2 xt _{CYC} + 12	ns	RWT=1, Set RWT to "1" or more. *
RDX ↑→ Address hold	t _{RHAH}	A00 to A21	t _{CYC} – 12	t _{CYC} + 12	ns	Set RDCS to "1" or more.
Data setup → RDX↑time	t _{DSRH}	RDX,	18 + t _{CYC}	-	ns	RWT=1, Set RWT to "1" or more.
RDX ↑ → Data hold	t _{RHDH}	D16 to D31	0	_	ns	
Address setup → WRnX↑time	t _{ASWH}	WR0X to	t _{CYC} – 12	t _{CYC} + 12	ns	WWT=0 *
WRnX ↑→ Address hold	t _{WHAH}	WR1X, A00 to A21	t _{CYC} – 12	t _{CYC} + 12	ns	Set WRCS to "1" or more.
Data setup → WRnX ↑ time	t _{DSWH}	WR0X to	t _{CYC} – 16	t _{CYC} + 16	ns	WWT=0 *
WRnX ↑→ Data hold	t _{WHDH}	WR1X, D16 to D31	t _{CYC} – 16	t _{CYC} + 16	ns	Set WRCS to "1" or more.
Address setup → ASX↑time	t _{MASASH}		t _{CYC} - 16	t _{CYC} + 16	ns	ASCY=0
ASX ↑→ Address hold	t _{MASHAH}	ASX, D16 to D31	t _{CYC} – 16	t _{CYC} + 16	ns	In multiplex mode, set as follows: Set CSWR and CSRD to 2 or more. ASCY must satisfy the following conditions because of setting ADCY>ASCY and protocol violation prevention. ADCY + 1 ≤ ACS + CSRD ADCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSRD RSCY + 1 ≤ ACS + CSWR Refer to Hardware Manual for details.

^{*:} If the bus is expanded by automatic wait insertion or RDY input, add time (tcyc x the number of expanded cycles) to the rated value.












13.4.16 External Bus I/F (Ready) Timing

(T_A: Recommended operating conditions, $V_{CC5} = V_{CC}E = AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$) (External load capacitance 50pF)

Parameter	Symbol	Pin Name	Va	lue	Unit	Remarks
Farameter	Symbol	Pili Naille	Min	Max	Ollit	Remarks
Cycle time	t _{cyc}	SYSCLK	50	_	nc	If using RDY, set SYSCLK to 20 MHz or less.
RDY setup time→ SYSCLK ↑	IT DDVO	SYSCLK, RDY	28	_	ns	
SYSCLK ↑→ RDY hold time	Itania.	SYSCLK, RDY	0	_	ns	





13.4.17 HS-SPI Timing

(Ta: Recommended operating conditions, Vcc5 = VccE = AVcc = 5.0V±10%, Vss = AVss = 0.0V)


(External load capacitance 20pF)

			1	1	(External	Toda capa	citance 20pF)											
Parameter	Symbol	Pin Name	Conditi	diti Value		Unit	Remarks											
raiailletei	Symbol	Fill Name	ons	Min	Max	Oilit	Kemarks											
Carial alask avala tima		SPI_CLK	Master	62.5	_	ns												
Serial clock cycle time	tsсусм	SFI_CLK	Slave	100	_	ns												
Valid CS → CLK start time (mode0/mode2)	t _{OSLSK02}			1.5 ≭ t _{SCYCM} − 15	_	ns												
Valid CS → CLK start time (mode1/mode3)	t _{OSLSK13}	SPI_CLK, SPI_CS0, SPI_CS1, SPI_CS2, SPI_CS3	SPI_CS0, SPI_CS1, SPI_CS2,	SPI_CS0, SPI_CS1, SPI_CS2,		t _{SCYCM} - 15	_	ns										
CLK end → Invalid CS time (mode0/mode2)	t _{OSKSL02}				SPI_CS2,	SPI_CS2,	SPI_CS2,	SPI_CS2,	SPI_CS2,	SPI_CS2,	SPI_CS2,	SPI_CS2,	SPI_CS2,	_	t _{SCYCM} -10	_	ns	*1
CLK end → Invalid CS time (mode1/mode3)	t _{OSKSL13}					1.5 X t _{SCYCM} -10	_	ns	*2									
SIO data output time		SPI_CLK, SPI_SIO0,	Master	-10	15	ns												
SIO data odiput time	tosdat	SPI_SIO1, SPI_SIO2, SPI_SIO3	SPI_SIO2,	SPI_SIO2,	SPI_SIO2,	Slave	_	28	ns									
SIO setup	t _{DSSET}	SPI_CLK, SPI_SIO0,		22	_	ns												
SIO hold	t _{SDHOLD}	SPI_SIO1, SPI_SIO2, SPI_SIO3	_	0.5 ≭ t _{SCYCM}	_	ns												

^{*1:} $V_{CC}E = 5.0 V \pm 10\%$, or $V_{CC}E = 3.0 to 3.6 V$

^{*2:} In the voltage range shown in *1, this parameter is defined when IOH is -2 mA and IOL is 2 mA.







13.5 A/D Converter

13.5.1 Electrical Characteristics

(T_A: Recommended operating conditions, V_{CC}5 = 5.0V±10%, AV_{CC} = 5.0V±10%, V_{SS} = AV_{SS} = 0.0V)

Dovementor	Comple of	Din Nama		Value		l l m i t	Domonko
Parameter	Symbol	Pin Name	Min	Тур	Max	- Unit	Remarks
Resolution	_	_	_	_	10	bit	
Total error	_	_	_	_	±3.0	LSB	
Non linearity error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	V _{OT}	AN0 to AN39	AV _{SS} -1.5LSB	_	AV _{SS} +2.5LSB	V	1LSB=
Full-scale transition voltage	V _{FST}	AN0 to AN39	AV _{CC} -3.5LSB	_	AV _{CC} +0.5LSB	V	(AV _{CC} -AV _{SS}) /1024
Sampling time	t _{SMP}	-	1.2	_	_	μs	*1
Compare time	t _{CMP}	ı	1.8	-	_	μs	*1
A/D conversion time	t _{CNV}	_	3.0	_	_	μs	*1
Analog port input current	I _{AIN}	AN0 to AN39	-5	_	+5	μA	$V_{\text{AVSS}} \le V_{\text{AIN}} \le V_{\text{AVCC}}$
Analog input voltage	V _{AIN}	AN0 to AN39	AV _{SS}	_	AVRH	V	
Defenses and to me	AVRH	AVRH	4.5	_	5.5	V	AV _{CC} ≥ AVRH
Reference voltage	AVRL	AV _{SS}	_	0.0	_	V	
	I _A	A) /	_	_	4.0	mA	
Danier and a comment	I _{AH}	AV _{CC}	_	_	6.0	μΑ	*2
Power supply current	I _R	A) (B) (_	600	900	μΑ	
	I _{RH}	AVRH	_	_	5	μΑ	*2
Variation between channels	-	AN0 to AN39	_	_	4	LSB	

^{*1:} Time for each channel.

Note: Be sure to use the clock with a frequency between 8MHz and 17MHz for the ADC compare clock in order to ensure its accuracy.

Document Number: 002-04725 Rev. *B

^{*2:} Power supply current ($V_{CC} = AV_{CC} = 5.0 \text{ V}$) is specified if A/D converter is not operating and CPU is stopped.



13.5.2 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Linearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero

transition point ("00 0000 0000"←→"00 0000 0001") to the full-scale transition point


("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111").

Differential linearity error : Deviation of the input voltage from the ideal value that is required to change the output code by


1LSB.

Total error : Difference between the actual value and the theoretical value. The total error includes zero

transition error, full-scale transition error, and linearity error.








13.5.3 Notes on Using A/D Converter

<About the output impedance of the analog input of external circuit>

 External impedance values of the external input of 4.2 kΩ or lower (sampling time = 1.2 µs@ machine clock of 16 MHz) are recommended. When the external impedance is too high, the sampling time for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1 µF) to the analog input pin.





13.6 D/A Converter

(T_A: Recommended operating conditions, $V_{CC}5 = AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0V$)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
Farameter	Symbol		Min	Тур	Max	Offic	Remarks
Resolution	_	_	_	_	8	bit	
Differential linearity error	_	_	_	_	±3.0	LSB	
Conversion time	_	_	_	0.58	0.69	μs	Load capacitance: 20 pF
	_	_	_	2.90	3.43	μs	Load capacitance: 100 pF
Defended with the summer	Idvr	AV _{CC}	_	475	580	μΑ	Per 1ch
Reference voltage supply current	Idvrs	AV _{CC}	_	_	7.5	μΑ	Per 1ch in power down mode
Analog output impedance	_	_	_	3.8	4.5	kΩ	

^{*:} Reference voltage supply current (V_{CC} = AV $_{CC}$ = 5.0 V) is specified.



13.7 Flash Memory

13.7.1 Flectrical Characteristics

Parameter		Value		Unit	Remarks	
Parameter	Min	Тур	Max	Unit	Remarks	
	-	200	800	ms	8 Kbyte sector*1, excluding internal preprogramming time	
Sactor areas time	-	300	1100	ms	8 Kbyte sector*1, including internal preprogramming time	
Sector erase time	-	400	2000	ms	64 Kbyte sector*1, excluding internal preprogramming time	
	-	700	3700	ms	64 Kbyte sector*1, including internal preprogramming time	
8-bit writing time	-	9	288	μs	Exclusive of overhead time at system level*1	
16-bit writing time	-	12	384	μs	Exclusive of overhead time at system level*1	
ECC writing time	-	9	288	μs	Exclusive of overhead time at system level*1	
Erase cycle*2/ Data retain time	1,000 cycles/ 20 years, 10,000 cycles/ 10 years, 100,000 cycles/ 5 years	_	_	-	Average T _A = +85°C* ³	

^{*1:} The guaranteed value for erasure up to 100,000 cycles.

13.7.2 Notes

While the Flash memory is written or erased, shutdown of the external power (Vcc5) is prohibited.

In the application system where $V_{CC}5$ might be shut down while writing or erased, be sure to turn the power off by using an external low-voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}*1), hold V_{CC}5 at 2.7 V or more within the duration calculated by the following expression:

$$Td^{*1}[\mu s] + (period of PCLK [\mu s] \times 257) + 50 [\mu s]$$

Document Number: 002-04725 Rev. *B

^{*2:} Number of erase cycles for each sector.

^{*3:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

^{*1:} See "13.4. AC characteristics, 13.4.10. Low voltage detection (External low-voltage detection)".



14. Ordering Information


Part Number	Package*
CY91F575BHSPMC-GSE1	
CY91F575BPMC-GSE2	
CY91F577BHSPMC-GSE1	LQFP-144 pin, Plastic
CY91F577BPMC-GSE2	(LQS144)
CY91F579CHSPMC-GSE1	
CY91F577BHSPMC1-GSE1	LQFP-144 pin, Plastic
CY91F579CHSPMC1-GSE1	(LQN144)
CY91F579CMPMC-GSE2	LQFP-208-pin, Plastic (LQR208)

^{*:} For details of the package, see "Package Dimensions".



15. Package Dimensions

Package Type	Package Code
LQFP 144pin	LQS144



SYMBOL	DIMENSIONS				
STWIBOL	MIN.	NOM.	MAX.		
Α	—	_	1.70		
A1	0.05	_	0.15		
b	0.17	0.22	0.27		
С	0.09	_	0.20		
D	22.00 BSC				
D1	20.00 BSC				
е	0.50 BSC				
E	22.00 BSC				
E1	20.00 BSC				
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
- LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY. 🛕 DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.

 A DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED
- AT DATUM PLANE H.

 A DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- A DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD
- BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13015 *A

PACKAGE OUTLINE, 144 LEAD LQFP 20.0X20.0X1.7 MM LQS144 REV*A



Package Type	Package Code
LQFP 144pin	LQN144



CVMPOL	DIM	DIMENSIONS				
SYMBOL	MIN.	NOM.	MAX.			
Α			1.70			
A1	0.05	_	0.15			
р	0.145	0.18	0.215			
С	0.115	_	0.195			
D	18.00 BSC					
D1	16	6.00 BS0				
е	0	.40 BSC	;			
E	18	8.00 BS0				
E1	16.00 BSC					
L	0.45	0.60	0.75			
L1	0.30	0.50	0.70			
θ	0°		8°			

NOTES


- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-14045 **

PACKAGE OUTLINE, 144 LEAD LQFP 16.0X16.0X1.7 MM LQN144 REV**



Package Type	Package Code
LQFP 208pin	LQR208



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
Α		_	1.70
A1	0.05	_	0.15
b	0.17	0.22	0.27
С	0.09	_	0.20
D	30.00 BSC		
D1	28.00 BSC		
е	0.50 BSC		
E	30.00 BSC		
E1	28.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION. (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ↑ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-15151 **

PACKAGE OUTLINE, 208 LEAD LQFP 28.0X28.0X1.7 MM LQR208 REV**



16. Major Changes

Spansion Publication Number: DS705-00009

Page	Section	Change Results			
Revision 2.0					
-	-	Initial release			
Revision 2.1					
-	- Company name and layout design change				
Revision 2.2					
-	P104-P108 Revised text position				

Note: Please see "Document History" about later revised information.



Document History

Document Title: CY91570 Series 32-bit Microcontroller

Document Number: 002-04725

Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	-	NNAS	06/19/2015 Migrated to Cypress and assigned document number 002-04725. No change to document contents or format.		
*A	5174263	NNAS	03/16/2016 Updated to Cypress format.		
*B	6542252	TORS	04/24/2019	Changed series name and part number: MB91570 -> CY91570 Changed package dimensions. Updated Ordering Information.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semicoductor Corporation 2013-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach."). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the product to described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any componen

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04725 Rev. *B April 24, 2019 Page 161 of 161