Type MS · Buses and the fetch-decode-execute cycle

Answer 1 of 8 · Question 2 part c.ii · 2 marks

2025 JUN · Paper 01 · extract 1 of 3 · find part c.ii in this mark scheme extract

2(a)	Award **one** mark for any of the following up to a maximum of **two** marks: • (Touch)screen (1) • Speaker (1) • Vibration (motor) (1) • Flashlight/LED light/torch (1) • NFC chip (1)	**Accept:** • display for screen **Do not accept:** • monitor • printer • headset • other peripheral devices	**2**
Question	Answer	Additional Guidance	Mark
2(b)(i)	**The only correct answer is D** *A is not correct because cache is located closer to the CPU* *B is not correct because random-access memory is a physical card on the motherboard* *C is not correct because read-only memory cannot be written to*		**1**
Question	Answer	Additional Guidance	Mark
2(b)(ii)	Award **one** mark for any of the following up to a maximum of **two** marks: • Often held/stored remotely/stored on the internet (1) • Held/managed by a third party (1) • Requires internet connectivity to access (1)		**2**

Match each answer number to the type practice PDF. Original exam material © Pearson Education Ltd.

Type MS · Buses and the fetch-decode-execute cycle

Answer 1 of 8 · Question 2 part c.ii · 2 marks

2025 JUN · Paper 01 · extract 2 of 3 · find part c.ii in this mark scheme extract

Question	Answer	Additional Guidance	Mark
2(c)(i)	Award **one** mark for any of the following up to a maximum of **three** marks: • Clock speed/number of cycles per second (1) • Number of processor cores (1) • Size of cache (memory) (1) • Type of cache (1) • Width of data bus/word length (1) • Width of address bus (1) • Whether the CPU is overclocked or not (1) • Pipelining architecture (1) • Thermal throttling / cooling system (reducing clock speed) (1)	**Accept:** • units of clock speed e.g. GHz for MP1 • width of bus for either MP5 or MP6 but not both **Do not accept:** cache without clarification of size or type	3
Question	Answer	Additional Guidance	Mark
2(c)(ii)	Award up to **two** marks for a linked description such as: • The CPU places an address on to the address bus (1) to specify the location in main memory (1) • (The address bus) contains the location in RAM (1) to read from/write to (1) • The value in the memory address register (MAR) is placed on the address bus (1) to access the correct location in RAM (1) • The address bus carries the memory location (1) of the current/next instruction (1)	Explanation can be a combination of different marking points. E.g. MP1a and MP2b	2
Question	Answer	Additional Guidance	Mark
2(d)	Award **one** mark for any of the following up to a maximum of **two** marks: • Sub-atomic particles (1) • Qubit(s) (1) • Entanglement (1) behaviour of a pair of qubits can influence each other • Quantum parallelism (1) - allowing a quantum computer to evaluate multiple computational paths simultaneously	**Do not accept:** 'Qubits can exist in a state of 1 and 0 at the same time' as this is the same as 'superposition' given in the question	2
		Total for question 2	**12**

Type MS · Buses and the fetch-decode-execute cycle

Answer 1 of 8 · Question 2 part c.ii · 2 marks


2025 JUN · Paper 01 · extract 3 of 3 · find part c.ii in this mark scheme extract

Question	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 2 of 8 · Question 3 part a · 6 marks

2020 NOV · Paper 01 · extract 1 of 3 · find part a in this mark scheme extract

3(a)	 • **Address bus** labelled correctly (1) • **Data bus** labelled correctly (1) • **Control bus** labelled correctly (1) • Arrow from address bus to RAM (1) • Bi-Directional arrows from control bus to keyboard controller (1) • Arrow points from display controller to display (1)		6

Question Number	Answer	Additional Guidance	Mark
3(b)	Award **two** marks for a linked explanation such as: The cache stores frequently used data/instructions (1) so the processor does not have to wait because cache is checked before main memory / because RAM is further away from the processor (1). It speeds up processing (1) because cache is a faster type of memory (1).		2

Match each answer number to the type practice PDF. Original exam material © Pearson Education Ltd.

Type MS · Buses and the fetch-decode-execute cycle

Answer 2 of 8 · Question 3 part a · 6 marks

2020 NOV · Paper 01 · extract 2 of 3 · find part a in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
3(c)	<table><tr><th>CPU1</th><th>CPU2</th></tr><tr><td>5 * 2 = 10</td><td>4 * 3 = 12 (1)</td></tr><tr><td>10 + 12 = 22 (1)</td><td>24 / 4 = 6 (1)</td></tr><tr><td>22 - 6 = 16 (1)</td><td></td></tr></table>	The second row expressions can be in either column 22 – 6 = 16 May appear in either CPU in the final row	4

Question Number	Answer	Additional Guidance	Mark
3(d)	Any four from: • The OS checks whether sufficient space is available on the storage (media) for the file (1). • The file is broken into blocks (1) • The blocks are stored in spaces that are large enough (1) • OS looks for (fat/ntfs)/ reserves (linux) (groups of) contiguous blocks (1) • Blocks can reside anywhere on the storage (1). • The OS updates the file allocation table (with the start location and sequence number of each block) (1) • OS sets hard links to files (1) ntfs • OS updates journal/MFT (1) ntfs/linux • Metadata about the file such as read/write permissions, date created and last accessed is separately stored (1)		4

Match each answer number to the type practice PDF. Original exam material © Pearson Education Ltd.

Type MS · Buses and the fetch-decode-execute cycle

Answer 2 of 8 · Question 3 part a · 6 marks

2020 NOV · Paper 01 · extract 3 of 3 · find part a in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 3 of 8 · Question 4 part d.iii · 2 marks

2021 JUN · Paper 01 · extract 1 of 4 · find part d.iii in this mark scheme extract

Number		Guidance	
4(a)	Award **one** mark from: • Predict/model outcomes (1) • Investigate hypotheses (1) • Run experiments that cannot be run / are dangerous in real life (1) • Simulations can be speeded up/slowed down (1)		1

Type MS · Buses and the fetch-decode-execute cycle

Answer 3 of 8 · Question 4 part d.iii · 2 marks

2021 JUN · Paper 01 · extract 2 of 4 · find part d.iii in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
4(b)	Award **two** marks from: • Simulations (may) use/collect large amounts of data (1) • Simulations (may) involve a large number of calculations (1) • Simulations may need more CPU cycles as the amount of data grows (1) • To be of value, the results must be calculated as quickly as possible (1) • Calculations may grow exponentially / become more complex as the simulation runs/is modified (1) • Simulation may output complex graphics (e.g. virtual world) (1)		2

Question Number	Answer	Additional Guidance	Mark
4(c)	<table><tr><th>NOT S</th><th>R AND W</th><th>(NOT S) OR (R AND W)</th></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr></table> Award **one** mark for each of: • Correct values in NOT S column (1) • Correct values in R AND W column (1) • Correct values in final column (1)	Allow follow through for incorrect mark point 1 and/or mark point 2	3

Type MS · Buses and the fetch-decode-execute cycle

Answer 3 of 8 · Question 4 part d.iii · 2 marks

2021 JUN · Paper 01 · extract 3 of 4 · find part d.iii in this mark scheme extract

<table>
<tr><th>Question Number</th><th>Answer</th><th>Additional Guidance</th><th>Mark</th></tr>
<tr><td>4(d)(i)</td><td>Award two marks for a linked description such as:

• Instructions (and data) are stored in (main) memory (1)
• Instructions (and data) are fetched, decoded, and executed (in a sequence by the CPU) (1)</td><td>Must include storage and execution for 2 marks</td><td>2</td></tr>
<tr><td>4(d)(ii)</td><td>Award two marks from:

• Program counter / PC (1)
• Current instruction (register) / CIR (1)
• Memory address (register) / MAR (1)
• Memory buffer/data (register) /MBR/MDR (1)
• Accumulator/ACC (1)</td><td></td><td>2</td></tr>
<tr><td>4(d)(iii)</td><td>Award two marks for a linked description such as:

Address of instruction carried on address bus (to main memory) (1) contents at that address carried back (to the CPU) on the data bus (1)</td><td></td><td>2</td></tr>
<tr><td>4(d)(iv)</td><td>Award two marks from:

<table><tr><th>Change made</th><th>Effect</th></tr><tr><td>Increasing the width of the data bus</td><td>Increases the number of bits/data/ size of word that can be transferred at one time / increases rate of data transfer (1)</td></tr><tr><td>Increasing the width of the address bus</td><td>Increases the number of memory addresses / increases the maximum amount of memory that can be addressed (1)</td></tr></table></td><td>Do not accept increases bandwidth without further explanation</td><td>2</td></tr>
</table>

Type MS · Buses and the fetch-decode-execute cycle

Answer 3 of 8 · Question 4 part d.iii · 2 marks

2021 JUN · Paper 01 · extract 4 of 4 · find part d.iii in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 4 of 8 · Question 4 part d.iv · 2 marks

2021 JUN · Paper 01 · extract 1 of 4 · find part d.iv in this mark scheme extract

Number		Guidance	
4(a)	Award **one** mark from: • Predict/model outcomes (1) • Investigate hypotheses (1) • Run experiments that cannot be run / are dangerous in real life (1) • Simulations can be speeded up/slowed down (1)		1

Type MS · Buses and the fetch-decode-execute cycle

Answer 4 of 8 · Question 4 part d.iv · 2 marks

2021 JUN · Paper 01 · extract 2 of 4 · find part d.iv in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
4(b)	Award **two** marks from: • Simulations (may) use/collect large amounts of data (1) • Simulations (may) involve a large number of calculations (1) • Simulations may need more CPU cycles as the amount of data grows (1) • To be of value, the results must be calculated as quickly as possible (1) • Calculations may grow exponentially / become more complex as the simulation runs/is modified (1) • Simulation may output complex graphics (e.g. virtual world) (1)		2

Question Number	Answer	Additional Guidance	Mark
4(c)	<table><tr><th>NOT S</th><th>R AND W</th><th>(NOT S) OR (R AND W)</th></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr></table> Award **one** mark for each of: • Correct values in NOT S column (1) • Correct values in R AND W column (1) • Correct values in final column (1)	Allow follow through for incorrect mark point 1 and/or mark point 2	3

Type MS · Buses and the fetch-decode-execute cycle

Answer 4 of 8 · Question 4 part d.iv · 2 marks

2021 JUN · Paper 01 · extract 3 of 4 · find part d.iv in this mark scheme extract

<table>
<tr><th>Question Number</th><th>Answer</th><th>Additional Guidance</th><th>Mark</th></tr>
<tr><td>4(d)(i)</td><td>Award two marks for a linked description such as:

• Instructions (and data) are stored in (main) memory (1)
• Instructions (and data) are fetched, decoded, and executed (in a sequence by the CPU) (1)</td><td>Must include storage and execution for 2 marks</td><td>2</td></tr>
<tr><td>4(d)(ii)</td><td>Award two marks from:

• Program counter / PC (1)
• Current instruction (register) / CIR (1)
• Memory address (register) / MAR (1)
• Memory buffer/data (register) /MBR/MDR (1)
• Accumulator/ACC (1)</td><td></td><td>2</td></tr>
<tr><td>4(d)(iii)</td><td>Award two marks for a linked description such as:

Address of instruction carried on address bus (to main memory) (1) contents at that address carried back (to the CPU) on the data bus (1)</td><td></td><td>2</td></tr>
<tr><td>4(d)(iv)</td><td>Award two marks from:

<table><tr><th>Change made</th><th>Effect</th></tr><tr><td>Increasing the width of the data bus</td><td>Increases the number of bits/data/ size of word that can be transferred at one time / increases rate of data transfer (1)</td></tr><tr><td>Increasing the width of the address bus</td><td>Increases the number of memory addresses / increases the maximum amount of memory that can be addressed (1)</td></tr></table></td><td>Do not accept increases bandwidth without further explanation</td><td>2</td></tr>
</table>

Type MS · Buses and the fetch-decode-execute cycle

Answer 4 of 8 · Question 4 part d.iv · 2 marks

2021 JUN · Paper 01 · extract 4 of 4 · find part d.iv in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 5 of 8 · Question 5 part b.i · 2 marks

2021 NOV · Paper 01 · extract 1 of 4 · find part b.i in this mark scheme extract

5(a)	Award **one** mark for each correct component: **Component** / **Letter** Control unit — B Output device — G Registers — C Main memory — H Cache — F Input device — E Arithmetic/logic unit (ALU) — D Clock — A		5

Type MS · Buses and the fetch-decode-execute cycle

Answer 5 of 8 · Question 5 part b.i · 2 marks

2021 NOV · Paper 01 · extract 2 of 4 · find part b.i in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
5(b)(i)	Award **one** mark each to a maximum of **two** marks for: • stores a memory address (for the next instruction) (1) • memory address incremented/changed during the fetch process (1)		2
5(b)(ii)	**The only correct answer is B** A *is not correct because* there is no such signal C *is not correct because* as there is no such signal D *is not correct because* as that does not take place during the fetch stage		1
5(b)(iii)	Award **one** mark from: • processes more instructions in the same amount of time (1) • more cycles can be performed in the same amount of time (1) • fetch-execute-decode cycle runs faster (1)		1

Type MS · Buses and the fetch-decode-execute cycle

Answer 5 of 8 · Question 5 part b.i · 2 marks

2021 NOV · Paper 01 · extract 3 of 4 · find part b.i in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
5(c)(i)	Award **one** mark from: • a system designed for one/a few specific functions/task(s) (1) • has both hardware and software (1) • has integrated memory (1) • has no or minimal user interface (1) • is power efficient/low power consumption (1) • its functionality cannot be changed/upgraded by users (1) • often use sensors and actuators to interact with the external environment (1) • functions in real time (1)		2
5(c)(ii)	Award up to **two** marks for a linked explanation such as: • Performance / number of cores / power consumption needs to be adequate for the task (1) because any more would waste money / power (1) • Size of cache can be small or non-existent (1) because there is no need to store frequently used instructions (1) • The RAM can be limited/very small (1) because it is only holding a limited number of instructions (1) • Only needs a small bus width (1) because the output signals are serial binary (1)		2
		Total	**13**

Type MS · Buses and the fetch-decode-execute cycle

Answer 5 of 8 · Question 5 part b.i · 2 marks

2021 NOV · Paper 01 · extract 4 of 4 · find part b.i in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 6 of 8 · Question 5 part b.ii · 1 mark

2021 NOV · Paper 01 · extract 1 of 4 · find part b.ii in this mark scheme extract

5(a)	Award **one** mark for each correct component: **Component** / **Letter** Control unit — B Output device — G Registers — C Main memory — H Cache — F Input device — E Arithmetic/logic unit (ALU) — D Clock — A		5

Type MS · Buses and the fetch-decode-execute cycle

Answer 6 of 8 · Question 5 part b.ii · 1 mark

2021 NOV · Paper 01 · extract 2 of 4 · find part b.ii in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
5(b)(i)	Award **one** mark each to a maximum of **two** marks for: • stores a memory address (for the next instruction) (1) • memory address incremented/changed during the fetch process (1)		2
5(b)(ii)	**The only correct answer is B** A *is not correct because* there is no such signal C *is not correct because* as there is no such signal D *is not correct because* as that does not take place during the fetch stage		1
5(b)(iii)	Award **one** mark from: • processes more instructions in the same amount of time (1) • more cycles can be performed in the same amount of time (1) • fetch-execute-decode cycle runs faster (1)		1

Type MS · Buses and the fetch-decode-execute cycle

Answer 6 of 8 · Question 5 part b.ii · 1 mark

2021 NOV · Paper 01 · extract 3 of 4 · find part b.ii in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark
5(c)(i)	Award **one** mark from: • a system designed for one/a few specific functions/task(s) (1) • has both hardware and software (1) • has integrated memory (1) • has no or minimal user interface (1) • is power efficient/low power consumption (1) • its functionality cannot be changed/upgraded by users (1) • often use sensors and actuators to interact with the external environment (1) • functions in real time (1)		2
5(c)(ii)	Award up to **two** marks for a linked explanation such as: • Performance / number of cores / power consumption needs to be adequate for the task (1) because any more would waste money / power (1) • Size of cache can be small or non-existent (1) because there is no need to store frequently used instructions (1) • The RAM can be limited/very small (1) because it is only holding a limited number of instructions (1) • Only needs a small bus width (1) because the output signals are serial binary (1)		2
		Total	**13**

Type MS · Buses and the fetch-decode-execute cycle

Answer 6 of 8 · Question 5 part b.ii · 1 mark

2021 NOV · Paper 01 · extract 4 of 4 · find part b.ii in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 7 of 8 · Question 2 part c · 4 marks

2024 JUN · Paper 01 · extract 1 of 4 · find part c in this mark scheme extract

2(a)(i)	Award **one** mark for any of the following: • To perform end **user** related tasks (1) • To help the user be more productive/creative/communicative (1)	Do not award trade names or generic categories of software Allow software examples such as word processor if it is clear that it is an end-user task. Do not award responses related to tasks that could be performed by pen/paper.	1
2(a)(ii)	Award **one** mark for any of the following up to a maximum of **three** marks: • Process management (1) • Memory management/virtual memory (1) • File management (1) • Peripheral/hardware management (1) • Network management (1) • Security management (1) • User management (1)	Allow equivalence to management such as 'scheduling processes', 'Virtual memory organisation', but do not award terms in isolation. Do not award marks for types of OS such as multitasking Do not award UI as given in question.	3

Type MS · Buses and the fetch-decode-execute cycle

Answer 7 of 8 · Question 2 part c · 4 marks

2024 JUN · Paper 01 · extract 2 of 4 · find part c in this mark scheme extract

2(b)(i)	Award up to **two** marks for a linked explanation such as: • RAM is volatile/its contents will be lost when the power is switched off (1) ROM (is permanent) is required to store the BIOS/firmware/to boot up the computer (1) • The contents of ROM cannot be changed (1) RAM is required for actively executing programs and data (1)	Both RAM and ROM must be addressed for 2 marks.	2
2(b)(ii)	Award **one** mark for any of the following up to a maximum of **three** marks: • A platter is used (1) • (The platter) is divided into tracks / sectors (1) • A read/write arm/head is moved (to the track required) (1) • A read/write head reads the values (from the surface) (1) • One polarity represents 1 and other polarity represents 0 (1)	Accept North/South for polarity and representation of binary state.	3

Type MS · Buses and the fetch-decode-execute cycle

Answer 7 of 8 · Question 2 part c · 4 marks

2024 JUN · Paper 01 · extract 3 of 4 · find part c in this mark scheme extract

<table>
<tr>
<td>2(c)</td>
<td>Award one mark for each correct row:
<table>
<tr><th>Stage</th><th>Sequence Number</th></tr>
<tr><td>The instruction is placed onto the data bus</td><td>2</td></tr>
<tr><td>The Arithmetic and Logic Unit (ALU) performs a calculation</td><td>4</td></tr>
<tr><td>The address of the next instruction is placed onto the address bus</td><td>1</td></tr>
<tr><td>The instruction is decoded by the control unit</td><td>3</td></tr>
</table>
</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>2(d)</td>
<td>The only correct answer is A

B is not correct because the control bus is bidirectional
C is not correct because the system bus is a collective term that contains both unidirectional and bidirectional buses
D is not correct because the data bus is bidirectional</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td colspan="2"></td>
<td>Total for question 2</td>
<td>14</td>
</tr>
</table>

Type MS · Buses and the fetch-decode-execute cycle

Answer 7 of 8 · Question 2 part c · 4 marks

2024 JUN · Paper 01 · extract 4 of 4 · find part c in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark

Type MS · Buses and the fetch-decode-execute cycle

Answer 8 of 8 · Question 2 part d · 1 mark

2024 JUN · Paper 01 · extract 1 of 4 · find part d in this mark scheme extract

2(a)(i)	Award **one** mark for any of the following: • To perform end **user** related tasks (1) • To help the user be more productive/creative/communicative (1)	Do not award trade names or generic categories of software Allow software examples such as word processor if it is clear that it is an end-user task. Do not award responses related to tasks that could be performed by pen/paper.	1
2(a)(ii)	Award **one** mark for any of the following up to a maximum of **three** marks: • Process management (1) • Memory management/virtual memory (1) • File management (1) • Peripheral/hardware management (1) • Network management (1) • Security management (1) • User management (1)	Allow equivalence to management such as 'scheduling processes', 'Virtual memory organisation', but do not award terms in isolation. Do not award marks for types of OS such as multitasking Do not award UI as given in question.	3

Type MS · Buses and the fetch-decode-execute cycle

Answer 8 of 8 · Question 2 part d · 1 mark

2024 JUN · Paper 01 · extract 2 of 4 · find part d in this mark scheme extract

2(b)(i)	Award up to **two** marks for a linked explanation such as: • RAM is volatile/its contents will be lost when the power is switched off (1) ROM (is permanent) is required to store the BIOS/firmware/to boot up the computer (1) • The contents of ROM cannot be changed (1) RAM is required for actively executing programs and data (1)	Both RAM and ROM must be addressed for 2 marks.	2
2(b)(ii)	Award **one** mark for any of the following up to a maximum of **three** marks: • A platter is used (1) • (The platter) is divided into tracks / sectors (1) • A read/write arm/head is moved (to the track required) (1) • A read/write head reads the values (from the surface) (1) • One polarity represents 1 and other polarity represents 0 (1)	Accept North/South for polarity and representation of binary state.	3

Type MS · Buses and the fetch-decode-execute cycle

Answer 8 of 8 · Question 2 part d · 1 mark

2024 JUN · Paper 01 · extract 3 of 4 · find part d in this mark scheme extract

<table>
<tr>
<td>2(c)</td>
<td>Award one mark for each correct row:
<table>
<tr><th>Stage</th><th>Sequence Number</th></tr>
<tr><td>The instruction is placed onto the data bus</td><td>2</td></tr>
<tr><td>The Arithmetic and Logic Unit (ALU) performs a calculation</td><td>4</td></tr>
<tr><td>The address of the next instruction is placed onto the address bus</td><td>1</td></tr>
<tr><td>The instruction is decoded by the control unit</td><td>3</td></tr>
</table>
</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>2(d)</td>
<td>The only correct answer is A

B is not correct because the control bus is bidirectional
C is not correct because the system bus is a collective term that contains both unidirectional and bidirectional buses
D is not correct because the data bus is bidirectional</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td colspan="2"></td>
<td>Total for question 2</td>
<td>14</td>
</tr>
</table>

Type MS · Buses and the fetch-decode-execute cycle

Answer 8 of 8 · Question 2 part d · 1 mark

2024 JUN · Paper 01 · extract 4 of 4 · find part d in this mark scheme extract

Question Number	Answer	Additional Guidance	Mark