Reproducing and Validating Fat-Tree QRAM: A High-Bandwidth Shared Quantum Memory Architecture

Alex Newsham (amn57), Oliver Fogelin (of284)

1   Introduction

Quantum Random Access Memory (QRAM) is a critical primitive for quantum computing, enabling algorithms to query classical databases in superposition [1]. Many important algorithms—including Grover search [2], HHL for solving linear systems [3], Hamiltonian simulation [4], and quantum machine learning schemes [5]—assume QRAM as an ideal primitive and measure complexity only in terms of query count.

The prevailing architecture for QRAM is bucket-brigade (BB) QRAM [1, 6], which uses a binary tree of quantum routers to achieve $O(\log N)$ query latency for a database of size N using $O(N)$ qubits. However, BB QRAM has a significant limitation in shared-memory settings: a single query commits all router hardware for its duration, with the root node serving as the sole external interface through which all address and bus qubits must pass, forcing concurrent queries to serialize. For p clients, effective latency grows to $O(p \log N)$, making QRAM a bandwidth bottleneck for parallel quantum workloads.

Fat-Tree QRAM, proposed by Xu et al. [7], addresses this limitation by enabling query-level parallelism while retaining BB's space and error scaling. The architecture duplicates routers along an additional index and interleaves controlled-SWAP operations with SWAP layers according to a scheduling protocol. This allows up to $O(\log N)$ concurrent queries to coexist in different slices of the structure, achieving $O(\log N)$ total latency for $O(\log N)$ queries—giving bandwidth that is asymptotically independent of N.

In this work, we reproduce and validate the core claims of Fat-Tree QRAM at the circuit level. Our contributions are:

1. A Qiskit-based implementation of both BB and Fat-Tree QRAM architectures.

2. An implementation of Algorithm 1 from Xu et al., the query scheduling protocol that enables pipelined execution.

3. Validation of correctness via quantum simulation, comparing pipelined multi-query behaviour against sequential execution.

4. Verification of resource scaling claims, measuring qubit counts, circuit depth, and gate counts as functions of N.

2   Background

2.1   Quantum Random Access Memory

A QRAM provides quantum algorithms with the ability to query a classical database of N entries in superposition. Formally, the QRAM query operation is defined as:

$$\sum_{i=0}^{N-1} \alpha_i \left| i \right\rangle_A \left| 0 \right\rangle_B \longmapsto \sum_{i=0}^{N-1} \alpha_i \left| i \right\rangle_A \left| x_i \right\rangle_B$$

where $\left| i \right\rangle_A$ is an $n = \log_2 N$ qubit address register prepared in a superposition with amplitudes α_i, $\left| x_i \right\rangle_B$ is a bus register that receives the data, and $\{x_i\}_{i=0}^{N-1}$ is the classical database. In this work, we consider a single-qubit bus (i.e., each $x_i \in \{0, 1\}$).

The key property of QRAM is that it maintains coherence across the superposition: a query to an address in superposition returns the corresponding data values entangled with each address component. Classical RAM cannot operate on addresses in superposition, returning only a single value per query rather than data entangled with each address component. QRAM thus enables quantum algorithms to access data in ways that exploit quantum parallelism.

2.2   Bucket-Brigade QRAM

Bucket-brigade (BB) QRAM [1, 6] arranges $2^n - 1$ quantum routers in a binary tree structure above the classical memory cells. Figure 1(c) shows this H-tree layout for $N = 8$: routers (circles) sit above the data cells $x_0, \ldots, x_7$, with the address and bus qubits entering at the root.

2.2.1   Router Structure and Operations

Each router is modeled as a unit with four logical ports: an *input* port that receives incoming qubits, a *route* register that stores the routing decision, and *left*/*right* output ports connected to child routers. The router operates in one of three states: $\left| 0 \right\rangle$ (route left), $\left| 1 \right\rangle$ (route right), or $\left| W \right\rangle$ (wait). The wait state $\left| W \right\rangle$ indicates an inactive router that has not yet received an address bit. In our implementation, we encode $\left| W \right\rangle$ simply as $\left| 0 \right\rangle$: since all qubits initialize to $\left| 0 \right\rangle$ and the route operation uses controlled-SWAPs, an inactive router with route $= \left| 0 \right\rangle$ will route any incoming qubit leftward by default. This is correct because qubits only reach a router after address

bits have been loaded into all ancestor routers, ensuring proper activation order.

Four primitive operations define router behaviour:

- **Load**: Transfer a qubit from an external source (address bus or parent router) into the router's input port. Implemented as a SWAP between the source and input.

- **Store**: Transfer the qubit from the router's input port into its route register, storing the routing decision. Implemented as a SWAP between input and route.

- **Route**: Direct an incoming qubit toward the appropriate child based on the stored route bit. If route $= |0\rangle$, CSWAP the input toward the left child; if route $= |1\rangle$, toward the right child. This is implemented as two CSWAPs with an X gate: `CSWAP(route, input, right); X(route); CSWAP(route, input, left); X(route)`.

- **Transport**: Move qubits between adjacent routers via SWAP operations, enabling bit-level pipelining.

2.2.2 Query Execution

A query proceeds in three phases, illustrated in Figure 1(a) for $N = 8$. During **address loading**, each address bit a_i is loaded into the root and routed down through previously-activated routers to level i, where it is stored. Each router at level i stores address bit a_i and uses it to route subsequent qubits left (if $a_i = 0$) or right (if $a_i = 1$), as shown in Figure 1(b). During **data retrieval**, a bus qubit follows the activated paths to the leaves, where data-controlled X gates flip it according to the classical data values, then returns up the tree. During **address unloading**, address bits are extracted back out through the root, restoring all routers to $|W\rangle$. For an n-bit address, each phase requires $O(n)$ layers, giving $O(\log N)$ total circuit depth.

When the address register is in superposition over multiple addresses, each router at level i enters a superposition of $|0\rangle$ and $|1\rangle$ corresponding to the i-th bit of each address component. Crucially, the routing is *coherent*: each branch of the superposition activates only *one* root-to-leaf path, not all possible paths simultaneously. For example, if the address is $\frac{1}{\sqrt{2}}(|010\rangle + |111\rangle)$, only two paths are activated (addresses 2 and 7), while all other routers remain in $|W\rangle$.

2.2.3 Error Scaling

The coherent routing property is essential for BB QRAM's favourable error scaling [8]. Although the tree contains $O(2^n)$ routers, each amplitude component of a superposition query activates exactly n routers (one per level along a single root-to-leaf path). If each router operation introduces error ε, the total query infidelity scales


Figure 1: Bucket-Brigade QRAM architecture. (a) Query execution for $N = 8$ showing circuit layers. (b) A single router using CSWAP operations. (c) H-tree layout with active routers (red) after address loading. Figure reproduced from Xu et al. [7].

as $O(\log^2 N \cdot \varepsilon)$, not $O(N \cdot \varepsilon)$. This poly-logarithmic error scaling makes BB QRAM practical for large memories, provided individual router fidelities are sufficiently high.

2.3 Fat-Tree QRAM

The key limitation of BB QRAM in shared-memory settings is that a single query commits all router hardware for its duration, with the root node acting as the sole interface through which every qubit must pass, blocking concurrent access. Fat-Tree QRAM [7] overcomes this by *duplicating* routers along a new index k, creating a structure where multiple queries can coexist in different "slices" of the architecture without conflict.

2.3.1 Router Duplication and Structure

Fat-Tree QRAM retains the same binary tree layout as BB QRAM, with 2^i nodes at level i. However, each node at level i contains $(n-i)$ quantum routers instead of one. Routers are indexed by a 3-tuple (i, j, k): $i \in [0, n-1]$ is the level, $j \in [0, 2^i - 1]$ is the node index, and $k \in [0, n-i-1]$ identifies the router copy within node (i, j). Thus:

- Level 0 (root): 1 node with n routers

- Level 1: 2 nodes, each with $n - 1$ routers

- Level $n - 1$ (leaves): 2^{n-1} nodes, each with 1 router

Figure 2 illustrates this structure for $N = 32$. Each internal node contains multiple quantum routers (shown as coloured circles), with the number of routers per node

Figure 2: Layout of Fat-Tree QRAM with capacity $N = 32$. Classical data are located at the leaves and internal nodes contain multiplexed quantum routers. Colours indicate connections between routers across the tree. The number of routers per node increases linearly toward the root. Figure reproduced from Xu et al. [7].

decreasing linearly toward the leaves. The total router count is $\sum_{i=0}^{n-1}(n-i) \cdot 2^i = 2N - 2 - n$, approximately twice BB QRAM's $2^n - 1$ routers.

2.3.2 Query Pipelining via SWAP Layers

The key insight enabling parallelism is that queries at different stages of execution can occupy different k-slices simultaneously. Fat-Tree QRAM achieves this through an alternating schedule of **gate steps** and **SWAP layers**:

- **Gate steps**: Perform standard BB QRAM operations (load, route, store) within a fixed k-slice. Each query operates on routers at its current k-level.

- **SWAP-I layers**: Exchange router contents between adjacent k-levels where k is even (i.e., between $k = 0 \leftrightarrow k = 1$, $k = 2 \leftrightarrow k = 3$, etc.).

- **SWAP-II layers**: Exchange router contents between adjacent k-levels where k is odd (i.e., between $k = 1 \leftrightarrow k = 2$, $k = 3 \leftrightarrow k = 4$, etc.).

The execution alternates: gate step $\to$ SWAP-I $\to$ gate step $\to$ SWAP-II $\to$ repeat. This pattern ensures that queries "move" through k-space as they progress, vacating lower k-levels for new incoming queries. A new query can be injected once per four-timestep scheduling cycle, allowing up to $O(n) = O(\log N)$ queries to be in flight simultaneously.

2.3.3 Parallelism and Bandwidth

Because queries occupy disjoint k-slices at any given time, they do not conflict on router resources. The result is that $O(\log N)$ independent queries complete in $O(\log N)$ total

time steps, giving an effective per-query latency of $O(1)$ in the amortized sense. This represents a bandwidth improvement of $O(\log N)$ over BB QRAM, where p queries require $O(p \log N)$ time.

The trade-off is space: Fat-Tree QRAM requires approximately twice as many routers as BB QRAM. However, for shared-memory workloads with high query contention, this modest space overhead is justified by the dramatic improvement in throughput.

3 Implementation

We implemented both BB QRAM and Fat-Tree QRAM in Python using the Qiskit quantum circuit library. The complete source code is available at https://github.com/olifog/fat-tree-qram. This section describes our code architecture and the key implementation decisions.

3.1 Code Architecture

Our implementation follows a modular design separating concerns across several components. The `core` module provides foundational abstractions: a `Router` dataclass representing individual quantum routers with their level, node index, and qubit references; a `RouterTree` class that manages the binary tree structure and provides traversal methods; and an `operations` module containing the four primitive router operations (load, store, route, transport) as simple Qiskit gate sequences.

The `BucketBrigadeQRAM` class implements standard BB QRAM using the `RouterTree` abstraction, with methods for address loading, data retrieval, and address unloading that closely follow the three-phase query procedure described in Section 2.2.1. The `FatTreeQRAM` class implements the Fat-Tree architecture with its additional router copies indexed by k, along with `swap_i` and `swap_ii` methods for the interleaved SWAP layers. A separate `FatTreeScheduler` class implements Algorithm 1 from Xu et al., managing the pipelining state machine that tracks each query's progress through the load/unload phases and coordinates SWAP layer timing.

The test suite validates correctness through simulation using Qiskit's `Sampler`, testing both classical address queries and superposition queries for various data patterns. Comparison tests verify that BB and Fat-Tree implementations produce identical results for single queries.

3.2 Classical Data Application

The classical database values $\{x_i\}$ must be applied to the bus qubit when it reaches the leaf level. Each leaf router at node index j has its left port corresponding to data index $2j$ and its right port to data index $2j + 1$. The bus qubit, routed to either the left or right port based on the final address bit, picks up the data value when X gates conditionally flip the port contents.

In our BB QRAM implementation, we apply X gates to the leaf router ports twice—once after the bus reaches the leaves and once after the return routing operation at the leaf level. For data value 1, the first X gate sets the port to $|1\rangle$; the subsequent CSWAP transfers this to the bus; the second X gate then flips the port again. The net effect is that the bus acquires the data value via XOR, while the leaf ports are left in a state corresponding to their data values rather than being restored to $|0\rangle$.

For Fat-Tree QRAM, we use a cleaner approach: at each SWAP layer when queries occupy the $k = n-1$ slice (which contains the leaf-level routers), we reset the left-/right ports to $|0\rangle$ and conditionally apply X gates based on the classical data values. As specified in Algorithm 1 of Xu et al., this occurs at SWAP-I layers when n is odd and at SWAP-II layers when n is even.

3.3 Indexing the Fat-Tree Structure

To access each qubit in the Fat-Tree QRAM, we first index the Qiskit `QuantumCircuit` with the name of the role the qubit serves in the structure to access a 1D Qiskit `QuantumRegister` that will contain all qubits that serve that role; namely, the roles inside the structure are input, route, left & right. We calculate the index of the qubit within this register using the following formula: $(\Sigma_{n=0}^{k-1} 2^{n+1} - 1) + 2^i - 1 + j$ with k the tree index (with the smallest tree having $k = 0$), i the node level & j the index of the node on that level. This results in the nodes being ordered as a left-to-right, top-to-bottom trace of each tree, starting from the smallest. As an example, the route qubit for the third node on the second level of the fourth tree would be indexed as `regs['router_route_qubit'][17]`.

4 Results

4.1 Correctness Validation

To verify correctness, we traced the generated circuits for both BB & Fat-Tree QRAM to ensure that as long as there are no errors from noise, the structure will always deliver the correct result. We then ran tests using the Qiskit Sampler using the IBM Quantum Platform which gave results that largely corresponded to the desired output. However, due to the QPU's offered by IBM having a maximum of 156 superconducting qubits, we were unable to build in adequate quantum error correction to mitigate errors and so the quality of the results greatly declined as we increased the size of the QRAMs.

levels	BB	Fat-Tree
1	84%	82%
2	47%	40%
3	40%	32%
4	35%	32%

In the testing we had all memory addresses initialised to 0, apart from the last address which was initialised to 1 and it was this last address which we were trying to access. As seen in the table above, the resulting probability of for each QRAM to achieve the correct result was largely the same with only a slight drop caused by the increased gates for the Fat-Tree QRAM.

4.2 Resource Scaling

In terms of logical qubits required to implement the routers for each tree, we found that BB QRAM required $4 \cdot (2^n - 1)$ qubits for a QRAM that is indexed by n address qubits and the Fat-Tree QRAM required $4 \cdot (\sum_{i=1}^{n}(2^i - 1)) \approx 4 \cdot (2^{n+1} - n - 2)$ qubits. This means that for the Fat-Tree QRAM's benefit of providing an $O(\log n)$ bandwidth improvement over BB QRAM, we require less than twice the amount of qubits to achieve this.

There is also an increase in the gate count as we now require SWAP gates to move queries between different trees in the Fat-Tree QRAM. If we define one round to be the time between starting two different queries, we find that the additional number of swap gates per round is $4 \cdot (2^n - n - 3)$. For an n size Fat-Tree, a query completes in n rounds so when pipelining m queries, We have an additional $(m+n-1) \cdot 4 \cdot (2^n - n - 3)$ SWAP gates required. One query in a BB QRAM requires $2 \cdot (n+1) \cdot (n+2) + 2 \cdot n$ gates total and so the additional swap gates represent an increase of approximately $\frac{2^n}{n}$.

This problem of increased SWAP gates is further compounded when we think about what they actually represent on a superconducting, with the high distance between qubits (due to there being a large number that need to interact with each other) meaning that multiple swaps will actually be required for each swap present in the abstracted circuit. This however, can be mitigated if this approach to QRAM was done on trapped-ion or neutral-atom quantum computers. Trapped-ion computers are able to provide all-to-all connectivity inside an ion chain[9] meaning that the each qubits is connected to a larger number of other qubits, so the total physical swap gates required will be less. Additionally, in neutral-atom architectures, the qubits can be moved physically to be closer to other qubits, essentially removing the need for swap gates in the qram, with the only gate that the router needs being CSWAP & inverse CSWAP gates to do the actual routing.

4.3 Parallel Query Performance

The increased performance for parallel queries was immediately evident when analysing the generated circuits as it was clear that there could now be multiple queries in flight at once within the QRAM.

5　Conclusion

In this work, we successfully reproduced and validated the Fat-Tree QRAM architecture proposed by Xu et al., demonstrating its ability to support pipelined, high-bandwidth quantum memory queries while preserving the correctness guarantees of BB QRAM. Using Qiskit we implemented both architectures and verified functional equivalence whilst confirming that Fat-Tree QRAM allows multiple concurrent queries to remain in flight without conflict. Our resource scaling analysis confirms that this parallelism comes at the cost of fewer than a $2\times$ increase in router qubits and a moderate rise in SWAP overhead—costs that may not be as large a problem on hardware platforms with improved connectivity, such as trapped ions or neutral atoms. Although physical execution on current superconducting QPUs suffers from a lot of noise-induced degradation, our circuit-level analysis supports the theoretical claim that Fat-Tree QRAM achieves an $O(\log N)$ bandwidth improvement over BB QRAM.

References

[1] Vittorio Giovannetti, Seth Lloyd, and Lorenzo Maccone. "Quantum random access memory". In: *Physical Review Letters* 100.16 (2008), p. 160501.

[2] Lov K. Grover. "A fast quantum mechanical algorithm for database search". In: *Proceedings of the 28th Annual ACM Symposium on Theory of Computing.* ACM, 1996, pp. 212–219.

[3] Aram W. Harrow, Avinatan Hassidim, and Seth Lloyd. "Quantum algorithm for linear systems of equations". In: *Physical Review Letters* 103.15 (2009), p. 150502.

[4] Guang Hao Low and Isaac L. Chuang. "Hamiltonian simulation by qubitization". In: *Quantum* 3 (2019), p. 163.

[5] Jacob Biamonte et al. "Quantum machine learning". In: *Nature* 549.7671 (2017), pp. 195–202.

[6] Vittorio Giovannetti, Seth Lloyd, and Lorenzo Maccone. "Architectures for a quantum random access memory". In: *Physical Review A* 78.5 (2008), p. 052310.

[7] Shifan Xu, Alvin Lu, and Yongshan Ding. "Fat-Tree QRAM: A High-Bandwidth Shared Quantum Random Access Memory for Parallel Queries". In: *Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '25).* ACM, 2025. DOI: 10.1145/3676641.3716256.

[8] Srinivasan Arunachalam et al. "On the robustness of bucket brigade quantum RAM". In: *New Journal of Physics* 17.12 (2015), p. 123010.

[9] K. A. Landsman et al. "Two-qubit entangling gates within arbitrarily long chains of trapped ions". In: *Physical Review A* 100.2 (Aug. 2019). ISSN: 2469-9934. DOI: 10.1103/physreva.100.022332.