


RunVIs.vi

D:\olin-gator-research\trunk\GatorLV\Code\RunVIs.vi


Last modified on 4/21/2016 at 3:35 PM

Printed on 5/8/2016 at 10:04 AM

RunVIs.vi




Enable ROS



Error In

status



code

0

source

VI Filepaths

FPGA Comms

 C:\User...\FPGACommunication\MaintainFPGACommunication.vi



Mission Clock

 C:\Users\jpoh\Docume...\Code\Utilities\MaintainMissionClock.vi



ROS Comms

 C:\Users\jpoh\D...\Code\ROS\Midbrain\ROS_Midbrain_Network.vi



Cam Processes

 C:\Users\jpoh\Document...\trunk\GatorLV\Code\AllImaging.vi



Init State

FPGA Ref



Camera



Hindbrain Settings



Microstrain



Hindbrain Run



NavComm



FPGA Comms



XBox Controller



FPGA Comms Init



Left TU



MissionClock



Right TU



Ros Comms



Camera Processes



VI References

FPGA Comms



ROS Comms



Mission Clock



Cam Processes



Init State Out

FPGA Ref



Camera



Hindbrain Settings



Microstrain



Hindbrain Run



NavComm



FPGA Comms



XBox Controller



FPGA Comms Init



Left TU



MissionClock



Right TU



Ros Comms



Camera Processes



error out

status



code

0

source

NATIONAL
INSTRUMENTS

LabVIEW™ Home and Student Edition

