Charlie Getzen

Oliver Thio

A) time taken: 10 hours

B)


Cycle	reset	рс	Hex Instr	instr	branch	srca	srcb	aluresult	zero	pcsrc	Writedata	memwrite	read data
1	1	0	20020005	addi \$2, \$0, 5	0	0	5	5	0	0	0	0	Х
2	0	4	2003000c	addi \$3, \$0,12	0	0	С	С	0	0	0	0	х
3	0	8	2067fff7	addi \$7, \$3, -9	0	С	-9	3	0	0	0	0	х
4	0	0C	00e 22025	or \$4, \$7, \$2	0	3	5	7	0	0	5	0	х
5	0	10	642824	and \$5, \$3, \$4	0	С	7	4	0	0	7	0	х
6	0	14	00a42820	add \$5, \$5, \$4	0	4	7	В	0	0	7	0	Х
7	0	18	10a7000a	beq \$5, \$7, 0x0000002F	1	В	3	8	0	0	3	0	х
8	0	1C	0064202a	slt \$4, \$3, \$4	0	С	7	0	1	0	7	0	х
9	0	10	10800001	beq \$4, \$0, 0x0000000A	1	0	0	0	1	1	0	0	х
10	0	14	20050000	addi \$5, \$0, 0									
11	0	18	00e2202a	slt \$4, \$7, \$2	0	С	7	0	1	0	7	0	Х
12	0	1C	853820	add \$7, \$4, \$5	0	1	В	С	0	0	В	0	х
13	0	20	00e23822	sub \$7, \$7, \$2	0	С	5	7	0	0	5	0	х
14	0	24	ac670044	sw \$7, 68(\$3)	0	С	44	50	0	0	7	1	х
15	0	28	8c020050	lw \$2, 80(\$0)	0	0	50	50	0	0	5	0	7
16	0	2C	8000011	j 0x00000044	0	0	X	X	X	0	0	0	х
17	0	30	20020001	addi \$2, \$0, 1									
18	0	34	ac020054	sw \$2, 84(\$0)	0	0	54	54	0	0	7	1	х

The two values (PC = 14, and PC = 30) were skipped in execution. The values would have been:

Cycle	reset	рс	Hex Instr	instr	branch	srca	srcb	aluresult	zero	pcsrc	Writedata	memwrite	read data
10	0	14	20050000	addi \$5, \$0, 0	0	0	0	0	1	0	0	0	x
17	0	30	20020001	addi \$2. \$0. 1	0	0	1	1	0	0	0	0	х

700	00	80 ns		
32/100000020	32/10800001	- - -	32h0000044 32hac020054 32h0000054 32h00000007	150 ns
001c	202a 0000 0007	70 ns		
32h0000001c	32h0064202a 32h00000000 32h00000007	-	32h000003c 32h08000111 32h00000000	140 ns
32/100000018	32'h 10a 7000a 32'h00000008 32'h00000003		38 50 05 07	130 ns
32100	32h00 32h00	-	32/h00000038 (32/h00000005 (32/h00000005	
32h0000014	3Zh00a42820 3Zh0000000b	20 ns	0034 0044 0050 0007	120 ns
325	32	- - - -	32h000 32h000 32h000	
32h00000010	32h00642824 32h00000004 32h00000007	40 ns		- 81
		30 ns	33.	ns 11
32/1000000000	32h00e22025 32h00000007 32h00000005	- ⁸		ns 100 ns
8000	2003	20 ns	228 22a 201 205	90 ns
32/h00000008	32h2067ff7 32h00000003 32h00000000	- - -	32h0000028 32h00e2202a 32h0000001 32h0000000	
000004	23000c 20000c 200000	10 ns	900020 800001 000000	80 US
32h00000 32h0000004	327A0020 327A0030000 327A00000 327A0000000 327A00000 327A0000000	- - - - -	37-0000001c 327-00000020 327-00000000 327-00000000 327-000000000	80u
	32h (32h0 32h (32h0 32h (32h0 11h0 32h	89 ns Nsgs Nsgs 11h0		200 ns 70 ns
	The continuous in the continuous interests in the co	Now Cursor 1	Whitespec 1 Whitespec 1 Whitespec 2 Whitespec 3 Whitespec 3 Whitespec Whitespe	Now 20

These two images are attached as wave1_0 and wave1_1.



File saved as modified-table.jpg.

```
mips.v
// single-cycle MIPS processor
// instantiates a controller and a datapath module
module mips(input
                         clk, reset,
            output [31:0] pc,
            input [31:0] instr,
            output
                         memwrite,
            output [31:0] aluout, writedata,
            input [31:0] readdata);
  wire
             memtoreg, branch,
               alusro, regdst, regwrite, jump, bne enable, zero ext;
                       // bne enable distinguishes between bne and beq
                       // zero ext distinguishes between combinational logic and other immediates
  wire [2:0] alucontrol;
  controller c(instr[31:26], instr[5:0], zero,
               memtoreg, memwrite,
               alusrc, regdst, regwrite, jump,
              branch, bne enable,
               alucontrol);
  datapath dp(clk, reset, memtoreg,
              alusrc, regdst, regwrite, jump, branch, bne_enable, zero_ext,
                      // Necessary change because our controller dictates the datapath.
              alucontrol.
              zero, pc, instr,
              aluout, writedata, readdata);
endmodule
module controller(input [5:0] op, funct,
                  input
                              zero,
                  output reg
                                 memtoreg, memwrite,
                  output reg
                                 alusrc,
                  output reg
                                 regdst, regwrite,
                                  jump, branch, <mark>bne enable, zero ext ,</mark>
                  output reg
                                                     // Needed to communicate to datapath
                  output reg [2:0] alucontrol);
  always @ * begin
   case (op) // Based on op-code, set controller values.
    6'b000000 : begin // R-TYPE
     branch <= 0;
      memtoreg <= 0;
      memwrite <= 0;
      alusrc <= 0;
      regdst <= 1;
      regwrite <= 1;
      jump <= 0;
      case (funct) // Set the ALU to do the correct function
       6'b100000: alucontrol <= 3'b010;
       6'b100010: alucontrol <= 3'b110;
       6'b100100: alucontrol <= 3'b000;
       6'b100101: alucontrol <= 3'b001;
       6'b101010: alucontrol <= 3'b111;
       default: alucontrol <= 3'bxxx;</pre>
      endcase
    end
    6'b100011 : begin // lw
```

```
zero ext <= 0; // zero ext is only enabled for combinational logic (ori, andi).</pre>
     branch <= 0;</pre>
     memtoreg <= 1;
     memwrite <= 0;
     alusrc <= 1;
     regdst <= 0;
     regwrite <= 1;
     jump <= 0;
     alucontrol <= 3'b010;</pre>
   end
   6'b101011 : begin // sw
  zero_ext <= 0;
     branch <= 0;
     memtoreg <= 1'bx;</pre>
     memwrite <= 1;
     alusrc <= 1;
     regdst <= 1'bx;
     regwrite <= 0;
     jump <= 0;
     alucontrol <= 3'b010;</pre>
   6'b000100 : begin // beq
  zero ext <= 0;
    bne enable <= 0; // This distinguishes between beq and bne for our datapath
    branch <= 1;
     memtoreg <= 1'bx;</pre>
     memwrite <= 0;
     alusrc <= 0;
     regdst <= 1'bx;
     regwrite <= 0;
     jump <= 0;
     alucontrol <= 3'b110;
   end
   6'b001000 : begin // addi
   zero ext <= 0;
    branch <= 0;
     memtoreg <= 0;
     memwrite <= 0;
     alusrc <= 1;</pre>
     regdst <= 0;
     regwrite <= 1;
    jump <= 0;
    alucontrol <= 3'b010;</pre>
   end
   6'b000010 : begin // j
    branch \leq 0;
    memtoreg <= 1'bx;</pre>
    memwrite <= 0;
     alusrc <= 1'bx;
    regdst <= 1'bx;
    regwrite <= 0;
    jump <= 1;
    alucontrol <= 3'b010;
   6'b000101 : begin // bne
 zero_ext <= 0;
bne_enable <= 1;
branch <= 1;
memtoreg <= 1'bx;
memwrite <= 0;
 alusrc <= 0;
regdst <= 1'bx;
```

```
regwrite <= 0;
  jump <= 0;
   alucontrol <= 3'b110;</pre>
  6'b001101 : begin // ori
  zero ext <= 1;
 branch <= 0;
 memtoreg <= 0;
 memwrite <= 0;
 alusrc <= 1;
  regdst <= 0;
  regwrite <= 1;
  jump <= 0;
  alucontrol <= 3'b001;</pre>
  endcase
 end
endmodule
module datapath(input
                              clk, reset,
               input
                              memtoreq,
               input
                              alusrc, regdst,
                              regwrite, jump, branch, bne enable, // Necessary to distinguish
               input
                                          // between bne and beq. Branch is no longer enough.
               input zero ext, // A new control signal for ori logic
                      [2:0] alucontrol,
               input
               output
                              zero,
               output reg [31:0] pc,
               input [31:0] instr,
               output [31:0] aluout, writedata,
               input [31:0] readdata);
// **PUT YOUR CODE HERE**
 reg [4:0] writereg;
 reg [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
 reg [31:0] signimm, signimmsh;
 reg [31:0] srca, srcb;
 reg [31:0] result;
 reg pcsrc, xor output; // pcsrc is no longer an input, because it does not come out of the
              // control unit. Instead, we use combination logic to find the value of pcsrc.
 reg [31:0] sign ext output, zero ext output; // Necessary for ori logic
 initial pc = 32'b0;
  //PC LOGIC
  flopr pc reg(clk, reset, pcnext, pc);
 adder pc_add1(pc, 32'b100, pcplus4);
  s12 immsh(signimm, signimmsh);
 adder pc add2 (pcplus4, signimmsh, pcbranch);
  xor xor bne(xor output, bne enable, zero); // Combinational logic is implemented to find pcsrc
and and pcsrc(pcsrc, branch, xor output);
 mux2 pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);
 mux2 pcmux(pcnextbr, {pcplus4[31:28], instr[25:0], 2'b00}, jump, pcnext);
  // Register file logic
  regfile rf(clk, regwrite, instr[25:21], instr[20:16], writereg, result, srca, writedata);
  fivebitmux2 wrmux(instr[20:16], instr[15:11], regdst, writereg);
  mux2 resmux(aluout, readdata, memtoreg, result);
 // Add logic for ori - see modified diagram
```

```
sign_ext se(instr[15:0], sign_ext_output);
zero_ext ze(instr[15:0], zero_ext_output);
mux2 extend_mux(sign_ext_output, zero_ext_output, zero_ext, signimm);

// ALU Logic
mux2 srcbmux(writedata, signimm, alusrc, srcb);
ALU alu(srca, srcb, alucontrol, aluout, zero);
endmodule
```

```
mipsmem.v
\ensuremath{//} External memories used by MIPS single-cycle processor
module dmem(input
                             clk, we,
 input [31:0] a, wd,
output [31:0] rd);
reg [31:0] RAM[63:0]; // stores our 64 words.
  assign rd = RAM[a[31:2]]; // reads data that is word aligned
  always@ (posedge clk) begin
   if(we) RAM[a[31:2]] <= wd; // writes data to memory if enabled
 end
endmodule
// Instruction memory (already implemented)
module imem(input [5:0] a, output [31:0] rd);
 reg [31:0] RAM[63:0];
 initial
    begin
      \tilde{\$}readmemh("memfile2.dat",RAM); // initialize memory with test program. Change this with
memfile2.dat for the modified code
    end
  assign rd = RAM[a]; // word aligned
endmodule
```

```
datapath modules.v
// Modules created to help design the datapath
module regfile(input clk, we3,
               input [4:0] ra1, ra2, wa3,
               input [31:0] wd3,
               output reg [31:0] rd1, rd2);
 reg [31:0] RAM [31:0];
 reg [31:0] index;
initial begin \ensuremath{//} initialize registers to 0
  for (index=0; index < 32; index = index + 1)</pre>
        RAM[index] = 32'b0;
end
  always @ (posedge clk)
    if (we3) RAM[wa3] <= wd3; // if enabled, write to register
  assign rd1 = (ra1 != 0) ? RAM[ra1] : 0; // Assign read values
 assign rd2 = (ra2 != 0) ? RAM[ra2] : 0;
endmodule.
// D flip-flop
module flopr(input clk, reset,
               input [31:0] d,
               output reg [31:0] q);
always @ (posedge clk) begin
 if (reset) q \le 0;
 else q <= d;
end
endmodule
// Sign extend
module sign_ext(input [15:0] a,
              output [31:0] y);
       assign y = \{\{16\{a[15]\}\}\}, a\};
endmodule
// Zero extend necessary for ori combinational logic
module zero_ext(input [15:0] a, output [31:0] y);
       assign y = \{16'b0, a\};
endmodule
// Shift left 2
module sl2(input [31:0] a,
         output [31:0] y);
       assign y = \{a[29:0], 2'b00\};
endmodule
// 32-bit 2-input mux
module mux2(input [31:0] d0, d1,
           input s,
            output [31:0] y);
       assign y = s ? d1 : d0;
endmodule
// 5-bit 2-input mux
module fivebitmux2(input [4:0] d0, d1,
           input s,
           output [4:0] y);
       assign y = s ? d1 : d0;
endmodule
// 32-bit adder
module adder(input [31:0] a, b,
            output [31:0] y);
       assign y = a + b;
endmodule
```

```
testbench.v
module tb();
reg clk;
reg reset;
reg [31:0] writedata, dataadr; reg memwrite;
// instantiate device to be tested
top dut (clk, reset);
// initialize test
initial reset <= 0;</pre>
// generate clock to sequence tests
always begin
clk <= 0;
# 5;
clk <= 1;
# 5;
end
endmodule
```

Instruction	OP 5:0	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOP1:0	JUMP	BNE_Enable	PCSrc	Zero_Ext
R-Type	000000	1	1	0	0	0	0	10	0	X	0	X
lw	100011	1	0	1	0	0	1	00	0	X	0	0
SW	101011	0	X	1	0	1	X	00	0	X	0	0
beq	000100	0	X	0	1	0	X	01	0	0	zero	0
addi	001000	1	0	1	0	0	0	00	0	X	0	0
j	000010	0	X	X	X	0	X	XX	1	X	0	X
ori	001101	1	0	1	0	0	0	00	0	Х	0	1
bne	000101	0	X	0	1	0	X	01	0	1	~zero	0

А	LUOP 1:0	Meaning
	00	Add
	01	Subtract
	10	Look at funct field
	11	n/a

Our circuit did not change the functionality of alu OP

G)

#memfile2.dat

```
Machine Language (hex)
                                           MIPS
       34088000
                          # main: ori $t0, $0, 0x8000
       20098000
                          # addi $t1, $0, -32768
       350a8001
                          # ori $t2, $t0, 0x8001
       11090005
                          # beq $t0, $t1, there
       0128582a
                          # slt $t3, $t1, $t0
       15600001
                          # bne $t3, $0, here
       08000009
                          # j there
       01485022
                          # here: sub $t2, $t2, $t0
       350800ff
                          # ori $t0, $t0, 0xFF
       016a5820
                          # there: add $t3, $t3, $t2
       01484022
                          # sub $t0, $t2, $t0
       ad680052
                          # sw $t0, 82($t3)
```




Image is also attached as wave2_0 and wave2_1.

The function stores the value ffff7f02 into the address at 0x54