# CISC260 Machine Organization and Assembly Language

ARM and Its ISA

[quiz] For any logic devise, its output is solely determined by the input. Corput is determined by the other is sequential. While for combinational, and the other is sequential. While for combinational, the other is sequential. While for combinational, and the input solely, for sequential, of the order/history and the input to combinational, and the input solely. The order/history and the input to combinational, and the input solely. The order/history and the input solely.

# **ARM CPU Overview**





Figure 4.1

Note: <u>separation of instruction memory and data memory is for ease of conceptual understanding, so is the separation of PC from the register file.</u>

# Multiplexers



# **Control & Data Path**





Figure 4.2

## Note: The following is for the 32-bit ARM7, see Chapter 02\_COD 4e ARM



**FIGURE 2.13 Typical ARM memory allocation for program and data.** These addresses are only a software convention, and not part of the ARM architecture. The stack pointer is initialized to  $7fffffc_{hex}$  and grows down toward the data segment. At the other end, the program code ("text") starts at  $0040\,0000_{hex}$ . The static data starts at  $1000\,0000_{hex}$ . Dynamic data, allocated by malloc in C and by new in Java, is next. It grows up toward the stack in an area called the heap.

### **ARM operands**

Name	Example	Comments
16 registers	r0, r1, r2,,r11, r12, sp, lr, pc	Fast locations for data. In ARM, data must be in registers to perform arithmetic, register
2 <sup>30</sup> memory words	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. ARM uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.

### **ARM** assembly language

Category	Instruction	Example	Meaning	Comments
A -: 141 41-	add	ADD r1,r2,r3	r1 = r2 - r3	3 register operands
Arithmetic	subtract	SUB r1,r2,r3	r1 = r2 + r3	3 register operands
	load register	LDR r1, [r2,#20]	r1 = Memory[r2 + 20]	Word from memory to register
	store register	STR r1, [r2,#20]	Memory[ $r2 + 20$ ] = $r1$	Word from memory to register
	load register halfword	LDRH r1, [r2,#20]	r1 = Memory[r2 + 20]	Halfword memory to register
	load register halfword signed	LDRHS r1, [r2,#20]	r1 = Memory[r2 + 20]	Halfword memory to register
Data	store register halfword	STRH r1, [r2,#20]	Memory[ $r2 + 20$ ] = $r1$	Halfword register to memory
transfer	load register byte	LDRB r1, [r2,#20]	r1 = Memory[r2 + 20]	Byte from memory to register
dansiei	load register byte signed	LDRBS r1, [r2,#20]	r1 = Memory[r2 + 20]	Byte from memory to register
	store register byte	STRB r1, [r2,#20]	Memory[ $r2 + 20$ ] = $r1$	Byte from register to memory
	swap	SWP r1, [r2,#20]	r1 = Memory[r2 + 20], Memory[r2 + 20] = r1	Atomic swap register and memory
	mov	MOV r1, r2	r1 = r2	Copy value into register
	and	AND r1, r2, r3	r1 = r2 & r3	Three reg. operands; bit-by-bit AND
	or	ORR r1, r2, r3	r1 = r2   r3	Three reg. operands; bit-by-bit OR
	not	MVN r1, r2	r1 = ~ r2	Two reg. operands; bit-by-bit NOT
Logical	logical shift left (optional operation)	LSL r1, r2, #10	r1 = r2 << 10	Shift left by constant
	logical shift right (optional operation)	LSR r1, r2, #10	r1 = r2 >> <b>10</b>	Shift right by constant
	compare	CMP r1, r2	cond. flag = r1 - r2	Compare for conditional branch
Conditional Branch	branch on EQ, NE, LT, LE, GT, GE, LO, LS, HI, HS, VS, VC, MI, PL	BEQ 25	if (r1 == r2) go to PC + 8 + 100	Conditional Test; PC-relative
Unconditional	branch (always)	B 2500	go to PC + 8 + 10000	Branch
Branch	branch and link	BL 2500	r14 = PC + 4; go to PC + 8 + 10000	For procedure call

FIGURE 2.1 ARM assembly language revealed in this chapter. This information is also found in Column 1 of the ARM Reference Data Card at the front of this book.

# Features of ARM instruction set

- Load-store architecture
- 3-address instructions
- Conditional execution of every instruction
- Possible to load/store multiple register at once
- Possible to combine shift and ALU operations in a single instruction

### **ARM Instruction Fields**

Cond	F	I	Opcode	S	Rn	Rd	Operand2
4 bits	2 bits	1 bit	4 bits	1 bit	4 bits	4 bits	12 bits

Here is the meaning of each name of the fields in ARM instructions:

- Opcode: Basic operation of the instruction, traditionally called the opcode.
- *Rd*: The register destination operand. It gets the result of the operation.
- Rn: The first register source operand.
- Operand2: The second source operand.
- *I:* Immediate. If I is 0, the second source operand is a register. If I is 1, the second source operand is a 12-bit immediate. (Section 2.10 goes into details on ARM immediates, but for now we'll just assume its just a plain constant.)
- S: Set Condition Code. Described in Section 2.7, this field is related to conditional branch instructions.
- Cond: Condition. Described in Section 2.7, this field is related to conditional branch instructions.
- F: Instruction Format. This field allows ARM to different instruction formats when needed.

Let's look at the add word instruction from page 83 that has a constant operand:

ADD 
$$r3, r3, \#4$$
 ;  $r3 = r3 + 4$ 

As you might expect, the constant 4 is placed in the Operand2 field and the I field is set to 1. We make a small change the binary version from before.

14	0	1	4	0	3	3	4
----	---	---	---	---	---	---	---

LDR r5,[r3, #32]; Temporary reg r5 gets A[8]

Loads and stores use a different instruction format from above, with just 6 fields:

Cond	F	0pcode	Rn	Rd	Offset12
4 bits	2 bits	6 bits	4 bits	4 bits	12 bits


To tell ARM that the format is different, the F field now as 1, meaning that this is a data transfer instruction format. The opcode field has 24, showing that this instruction does load word. The rest of the fields are straightword: Rn field has 3 for the base register, the Offset12 field has 32 as the offset to add to the base register, and the Rd field has 5 for the *destination* register, which receives the result of the load:

14	1	24	3	5	32
4 bits	2 bits	6 bits	4 bits	4 bits	12 bits

### ldr r0, [r1, #4]; r0 = the word of data pointed to by r1 + 4

The hex value of the machine instruction is: E5 91 00 04

This is the binary value of that machine instruction. We describe the fields left to right.



Instruction	Format	Cond	F	1	ор	S	Rn	Rd	Operand2
ADD	DP	14	0	0	4 <sub>ten</sub>	0	reg	reg	reg
SUB (subtract)	DP	14	0	0	2s <sub>ten</sub>	0	reg	reg	reg
ADD (immediate)	DP	14	0	1	4 <sub>ten</sub>	0	reg	reg	constant
LDR (load word)	DT	14	1	n.a.	24 <sub>ten</sub>	n.a.	reg	reg	address
STR (store word)	DT	14	1	n.a.	25 <sub>ten</sub>	n.a.	reg	reg	address

**FIGURE 2.5 ARM instruction encoding.** In the table above, "reg" means a register number between 0 and 15, "constant" means a 12-bit constant, "address" means a 12-bit address. "n.a." (not applicable) means this field does not appear in this format, and Op stands for opcode.

### **ARM** machine language

Name	Format		Example								
ADD	DP	14	0	0	4	0	2	1	3	ADD r1,r2,r3	
SUB	DP	14	0	0	2	0	2	1	3	SUB r1,r2,r3	
LDR	DT	14	1		24		2	1	100	LDR r1,100(r2)	
STR	DT	14	1		25		2	1	100	STR r1,100(r2)	
Field size		4 bits	2 bits	1 bit	4 bits	1 bit	4 bits	4 bits	12 bits	All ARM instructions are 32 bits long	
DP format	DP	Cond	F	1	Opcode	S	Rn	Rd	Operand2	Arithmetic instruction format	
DT format	DT	Cond	F		Opcode		Rn	Rd	Offset12	Data transfer format	

**FIGURE 2.6 ARM architecture revealed through Section 2.5.** The two ARM instruction formats so far are DP and DT. The last 16 bits have the same sized fields: both contain an Rn field, giving one of the sources; and an Rd field, specifying the destination register.


# **Format of Branching Instructions**

Name	Format		Example							Comments
Field size		4 bits	2 bits	1 bit	4 bits	1 bit	4 bits	4 bits	12 bits	All ARM instructions are 32 bits long
DP format	DP	Cond	F	1	Opcode	S	Rn	Rd	Operand2	Arithmetic instruction format
DT format	DT	Cond	F		Opcode		Rn	Rd	Offset12	Data transfer format
Field size		4 bits	2 bits	2 bits		24 bits				
BR format	BR	Cond	F	Opcode		sigr	ned_imm	ed_24		B and BL instructions

Value	Meaning	Value	Meaning
0	EQ (EQual)	8	HI (unsigned Higher)
1	NE (Not Equal)	9	LS (unsigned Lower or Same)
2	HS (unsigned Higher or Same)	10	GE (signed Greater than or Equal)
3	LO (unsigned LOwer)	11	LT (signed Less Than)
4	MI (MInus, <0)	12	GT (signed Greater Than)
5	PL - (PLus, >=0)	13	LE (signed Less Than or Equal)
6	VS (oVerflow Set, overflow)	14	AL (Always)
7	VC (oVerflow Clear, no overflow)	15	NV (reserved)

FIGURE 2.9.5 Encodings of Options for Cond field.

# The Program Status Registers (CPSR and SPSRs)



Copies of the ALU status flags (latched if the instruction has the "S" bit set).

# Condition Code Flags

N = Negative result from ALU flag.

 $Z = \mathbf{Z}$ ero result from ALU flag.

C = ALU operation Carried out

V = ALU operation o**V**erflowed

## \* Mode Bits

**M**[4:0] define the processor mode.

# \* Interrupt Disable bits.

I = 1, disables the IRQ.

 $\mathbf{F} = 1$ , disables the FIQ.

# \* T Bit (Architecture v4T only)

T = 0, Processor in ARM state

T = 1, Processor in Thumb state

### B, BL

31	2	28	27	26	25	24	23	0
	cond		1	0	1	L	signed_immed_24	

B (Branch) and BL (Branch and Link) cause a branch to a target address, and provide both conditional and unconditional changes to program flow.

BL also stores a return address in the link register, R14 (also known as LR).

## **Syntax**

B{L}{<cond>} <target\_address>

where:

Causes the L bit (bit 24) in the instruction to be set to 1. The resulting instruction stores a return address in the link register (R14). If L is omitted, the L bit is 0 and the instruction simply branches without storing a return address.

<cond>

Is the condition under which the instruction is executed. The conditions are defined in *The condition field* on page A3-3. If <cond> is omitted, the AL (always) condition is used.

#### <target\_address>

Specifies the address to branch to. The branch target address is calculated by:


- Sign-extending the 24-bit signed (two's complement) immediate to 30 bits.
- 2. Shifting the result left two bits to form a 32-bit value.
- Adding this to the contents of the PC, which contains the address of the branch instruction plus 8 bytes.

The instruction can therefore specify a branch of approximately  $\pm 32MB$  (see *Usage* on page A4-11 for precise range).

Name	Register number	Usage	Preserved on call?
a1-a2	0–1	Argument / return result / scratch register	no
a3-a4	2–3	Argument / scratch register	no
v1-v8	4–11	Variables for local routine	yes
ip	12	Intra-procedure-call scratch register	no
sp	13	Stack pointer	yes
1r	14	Link Register (Return address)	yes
рс	15	Program Counter	n.a.

FIGURE 2.14 ARM register conventions.

# **ARM Addressing Modes**






FIGURE 2.17 Illustration of the twelve ARM addressing modes. (continued)


Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary
O <sub>hex</sub>	0000 <sub>two</sub>	4 <sub>hex</sub>	0100 <sub>two</sub>	8 <sub>hex</sub>	1000 <sub>two</sub>	C <sub>hex</sub>	1100 <sub>two</sub>
1 <sub>hex</sub>	0001 <sub>two</sub>	5 <sub>hex</sub>	0101 <sub>two</sub>	9 <sub>hex</sub>	1001 <sub>two</sub>	d <sub>hex</sub>	1101 <sub>two</sub>
2 <sub>hex</sub>	0010 <sub>two</sub>	6 <sub>hex</sub>	0110 <sub>two</sub>	a <sub>hex</sub>	1010 <sub>two</sub>	e <sub>hex</sub>	1110 <sub>two</sub>
3 <sub>hex</sub>	0011 <sub>two</sub>	7 <sub>hex</sub>	0111 <sub>two</sub>	b <sub>hex</sub>	1011 <sub>two</sub>	f <sub>hex</sub>	1111 <sub>two</sub>

## **Binary-to-Hexadecimal and Back**


Convert the following hexadecimal and binary numbers into the other base: eca8  $6420_{hex}$ 

0001 0011 0101 0111 1001 1011 1101 1111<sub>two</sub>


Just a table lookup one way:



And then the other direction too:



[110 0000 1000 000 000 0000 0010 cond FI opcodes In rd C0813002 = addgt 13, 11, 12 [[00 EZ813002 : add Y3, V1, #Z EAFFFFB : b-12 24-6it 10/00 = 20 Ch. Sign-ext 30 1) 0/1 PC+8 P( = 0 4PC-12



Refer to the ARM Architectural Reference Manual for more information about the ARM instruction set formats.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Data processing and FSR transfe	Cond	0	0	1	Opcode			Э	S	Rn Rd			Operand 2								
Multiply	Cond	0	0	0	0	0	0	Α	S	Rd	Rn			Rs				0	0	1	Rm
Multiply long	Cond	0	0	0	0	1	U	Α	S	RdHi	Rdl	Rn		1	0	0	1	Rm			
Single data swap	Cond	0	0	0	1	0	В	0	0	Rn	Rd		0	0	0	0	1	0	0	1	Rm
Branch and exchange	Cond	0	0	0	1	0	0	1	0	1 1 1 1	1 1	1 1	1	1	1	1	0	0	0	1	Rn
Halfword data transfer, register offset	Cond	0	0	0	Р	U	0	w	L	Rn	R	t	0	0	0	0	1	s	Н	1	Rm
Halfword data transfer, immediate offset	Cond	0	0	0	Р	U	1	W	L	Rn	Rd			Offset			1	S	Н	1	Offset
Single data transfe	Cond	0	1	1	Р	U	В	W	W L Rn Rd Offset												
Undefined	Cond	0	1	1		1															
Block data transfer	Cond	1	0	0	Р	U S W L Rn Register list															
Branch	Cond	1	0	1	L	Offset															
Coprocessor data transfer	Cond	1	1	0	Р	U	N	w	L	Rn	CF	d	CP#			Offset					
Coprocessor data operation	Cond	1	1	1	0	CP Opc			;	CRn	CRd		CP#			СР		0	CRm		
Coprocessor register transfer	Cond	1	1	1	0	CF	0	рс	L	CRn	Rd		CP#				СР		1	CRm	
Software interrupt	Cond	1	1	1	1		Ignored by processor														

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Figure 1-5 ARM instruction set formats

