


Type of Document Technical Report	Document ID EPFL-PEL – EE-365 Report 1	Status Final Version
	Author(s) Name(s) Zamora Marino, Juan Sebastian 311552 Zheng, Olivia Siyuan 385055	Function BSc Student(s)
	Assistant Name Israel Yepez López, Gaia Petrillo, Celia Hermoso Díaz	Date of Submission 15.03.2024
Title R1: LLC RESONANT CONVERTER – BASIC DESIGN AND SIMULATIONS		
Course Name EE-365 Power Electronics		
Keywords LLC Converter, PLECS, Semiconductor		

TABLE OF CONTENTS

LLC Resonant Converter Sizing	2
Q1: Transformer turn ratio	2
Q2: Maximum and minimum gain, M_{max} , M_{min}	2
Q3: Inductance ratio, m	3
Q4: Quality factor, Q	4
Q5: Extreme operating points	5
Q6: DC load, R_{dc} and effective load resistance, R_{ac}	5
Q7: Resonant capacitor, C_r and Resonant inductor, L_r	6
Q8: Magnetizing inductance, L_m	6
Q9: Output capacitance, C_{out}	7
Q10: Input capacitance, C_{in}	7
Q11: Discharge resistance	7
Q12: PLECS validation for maximum input voltage	9
Q13: PLECS validation for minimum input voltage	10
Q14: PLECS validation for 1/4 of the nominal power	11
Q15: Expected gain vs simulated gain	12
Semiconductor Components	13
Q16: Transistor stresses	13
Q17: Diode stresses	13
Q18: Semiconductor selection	13
Calculation of current average and rms values	15
Q19: PLECS simulation	15
Thermal Design based on the expected semiconductor losses	16
Q20: Diode conduction losses	16
Q21: Transistor conduction losses	16
Q22: Transistor switching losses	16
Q23: Efficiency	17
Q24: Loss tool	18
Q25: Transistor heatsink	19
Q26: Diode heatsink	19
Report 1 Summary	21

LLC RESONANT CONVERTER SIZING

The first part of the project deals with sizing the main elements of a DC-DC LLC resonant converter, according to given converter specifications and design requirements. Fill out Table 1 with the parameters assigned to your group. Regarding the results of analytical calculations, please provide them with two digits after the decimal point in the unit provided in the solution box. Use the framed boxes below each question to insert your answers and explanations. Keep them concise.

Table 1 Given parameters and design requirements for the LLC Resonant converter.

Property	Value	Unit
$P_{out,nom}$	50	W
$U_{in,nom}$	45	V
$U_{in,min}$	40	V
$U_{in,max}$	50	V
U_{out}	24	V
$\Delta U_{out,pp,rel}$	5	%
f_{res}	385	kHz

-> Design requirements:

1. The converter should be designed to work at the resonant frequency at maximum input voltage.
2. The converter must be able to regulate the output voltage in the specified input voltage and power ranges.
3. The converter should always work in Zero Voltage Switching (ZVS) in the whole operating range.
4. Frequency operating range has to be within the limits $[0.5 \cdot f_{res}, f_{res}]$

Q1: TRANSFORMER TURN RATIO

At resonant frequency, the voltage gain $|M|$ equals unity, which represents one of the extreme operating points of your LLC converter. Design the transformer turns ratio to ensure that you can obtain the desired output voltage, whilst working at resonant frequency and operating with $U_{in,max}$.

Using FHA, we then have for a half bridge inverter:

$$|M| = \frac{2nU_{out}}{U_{in,max}} = 1 \Rightarrow n = \frac{U_{in,max}}{2U_{out}} = \frac{50}{2 \times 24} = 1.0416... \approx 1.04$$

n = 1.04

/ 2 pt.

Q2: MAXIMUM AND MINIMUM GAIN, M_{max} , M_{min}

To regulate the output voltage to a rated target value, while the input voltage may vary in the range [40, 50] V, the gain of the converter will vary between two values (M_{max} and M_{min}). Calculate the maximum and minimum required gain at the extreme values of the input voltage range.

As $M = \frac{2nU_{out}}{U_{in}}$ and $n = 1.0416...$, we calculate the gain twice using the boundary values of 50V and 40V for U_{in} and obtain, respectively:

$$M_{min} = 1.00, M_{max} = 1.25$$

$$M_{max} = 1.25$$

$$M_{min} = 1.00$$

/ 4 pt.

Q3: INDUCTANCE RATIO, m

NOTE: You may have to iterate between Q3 and Q4 in case none of the Q curves of the previously chosen m satisfy the converter requirements.

Using the MATLAB script *EE-365_designLLC.m*, plot the normalized transfer function of the LLC converter for different inductance ratios. A recommendation is to start plotting from $m = 3$ and increase it by one until $m = 10$. Each one of these plots, for a fixed m value, considers a range of values for the quality factor Q . The operating range of the LLC resonant converter is limited by the peak gain (achievable maximum gain), which is indicated with * in the plots provided in MATLAB.

Choose m that presents a suitable transfer function for your design operating frequency limits. Note that, your frequency operating range has to be within these limits and that the operating range of the converter is limited by the peak gain.

Include the gain curves plot of the selected inductance ratio and comment briefly why you have decided to choose it.

A value of $m = 4$ is chosen in order to remain in the inductive region with the chosen value of $Q = 0.4$, such that the peak gain of the Q curve is located before or around f_{min} . This is important to ensure that zero voltage switching (ZVS) is available for the operation of the LLC converter.




Figure 1 Voltage gain characteristics of the LLC resonant converter for $m = 4$

$$m = 4.00$$

/ 4 pt.

Q4: QUALITY FACTOR, Q

The output regulation range is determined by the gain, and by properly selecting Q and m according to the required specifications. The selected quality factor must cover both the maximum and minimum gain for the whole input voltage range to always guarantee the nominal output voltage and power. For practical purposes, the peak gain should be far enough away from the maximum gain (on the right side from the peak gain, on the gain curve), otherwise, ZVS could not be guaranteed due to deviations of parameters. For this reason, choosing a Q curve presenting a peak gain at least 10% above the maximum gain M_{max} required by your LLC converter is strongly recommended.

Choose a curve Q for the previously set m , that satisfies the minimum and maximum gain of your converter, taking into account the safe margin of at least 10% below the peak gain. Include the final gain curve plot for your design and comment briefly on why you have decided to choose it.

A value of $Q = 0.4$ is chosen such that the peak is at least 10% greater than the rated maximum gain value of 1.25; in essence, greater than 1.375. The value of $Q = 0.4$ provides the curve that is closest to this value.

If a value of Q with a much higher peak gain were to be chosen, then the resonant tank impedance would be much larger, and by extension the series resonant inductor may need to be very large in size. This should be avoided to avoid using potentially impractical inductor sizes.

Additionally, as seen in Figure 3, based on the intersection of the $Q = 0.4$ curve with the M_{max} and M_{min} values, a normalized frequency operating range from 0.7 to 1 can be observed. Given that the desired resonant frequency is 385 kHz, this would give a range of frequencies from roughly 270 kHz to 385 kHz, which should be sufficient for achieving the necessary gain values.




Figure 2 Voltage gain characteristics of the LLC resonant converter for $m = 4$ compared with M_{max} and M_{min} values.




Figure 3 Voltage gain characteristic of the LLC resonant converter for $m = 4$ and $Q = 0.4$

The picture shows that for the chosen values the frequency range is big enough.

$Q = 0.40$

/ 4 pt.

Q5: EXTREME OPERATING POINTS

Based on the operating region you want your converter to work, choose the range of the normalized frequency where your design will operate correctly (x-axis of the given Matlab plots) and express the minimum and maximum normalized frequency. Remember that the operating frequency limits are $[0.5 \cdot f_{res}, f_{res}]$ and that the minimum switching frequency should be well limited above the peak gain frequency.

- Frequency (f_{nmax}) and gain (M_{min}) for no load condition.
- Frequency (f_{nmin}) and gain (M_{max}) for full load condition.

$f_{nmax} = 1.00$ $M_{min} = 1.00$

$f_{nmin} = 0.70$ $M_{max} = 1.25$

/ 4 pt.

Q6: DC LOAD, R_{dc} AND EFFECTIVE LOAD RESISTANCE, R_{ac}

First, calculate output resistance R_{dc} at nominal power. This is a simple resistive load that could be placed in the simulations in PLECS to validate your design. Secondly, utilizing the First Harmonic Approximation (FHA) and the LLC converter AC equivalent circuit, calculate the effective load resistance R_{ac} .

NOTE: Your design should have some margin for component tolerance. To guarantee control in case of unexpected load, please consider a 10% overload for the calculation of the output resistance as well as the effective load resistance.

Using Ohm's law on a conventional circuit with a power supply of 50 W and a load:

$$P = U_{out} I = \frac{U_{out}^2}{R_{dc}} \Rightarrow R_{dc} = 11.52 \Omega$$

Then:

$$R_{ac} = \frac{8n^2}{\pi^2} R_{dc} = 10.13\Omega$$

Finally to account for the overload of 10%:

$$R_{dc} = 12.67\Omega, R_{ac} = 11.14\Omega$$

$$R_{ac} = 11.14\Omega$$

$$R_{dc} = 12.67\Omega$$

/ 4 pt.

Q7: RESONANT CAPACITOR, C_r AND RESONANT INDUCTOR, L_r

Considering desired resonant frequency f_{res} (equation 1 and quality factor (equation 2, solve the corresponding equations and obtain the values for the resonant capacitance C_r and the resonant inductance L_r . For practical reasons, avoid having resonant inductance lower than $1.5\mu H$.

$$f_{res} = \frac{1}{2\pi\sqrt{L_r \cdot C_r}} \quad (1)$$

$$Q = \sqrt{\frac{L_r}{C_r}} \cdot \frac{1}{R_{ac}} \quad (2)$$

Solving the equation system:

$$C_r = \frac{1}{2\pi f_{res} Q R_{ac}} = 0.09\mu F \quad (3)$$

$$L_r = \frac{1}{4\pi^2 f_{res}^2 C_r} = 1.84\mu H \quad (4)$$

The resonant inductance is bigger than $1.5\mu H$

$$C_r = 0.09 \mu F$$

$$L_r = 1.84 \mu H$$

/ 6 pt.

Q8: MAGNETIZING INDUCTANCE, L_m

With the value of L_r calculated, and with the known magnetizing ratio m , calculate the magnetizing inductance L_m .

Using the definition of the ratio of two inductances for $m =$:

$$m = \frac{L_m}{L_r} \Rightarrow L_m = m * L_r$$

$$L_m = 7.37 \mu H$$

/ 1 pt.

Q9: OUTPUT CAPACITANCE, C_{out}

Using the provided PLECS model, find the required output capacitance C_{out} to fulfill the output voltage ripple requirements under the worst operating conditions.

By method of trial and error, multiple simulations are run using the provided PLECS model until a value of C_{out} is found with a ripple of $26.69 - 25.74 = 0.95 < 24 * 5\% = 1.2$.
Also the values used for the process were common capacitance values.

$$C_{out} = 1.50\mu F$$

/ 5 pt.

Q10: INPUT CAPACITANCE, C_{in}

Similar to the output capacitance, the input capacitance has to be calculated. Under nominal conditions, the input voltage must not drop below the minimum value in the event of a grid's outage.

Calculate the minimum required capacitance so that in case of a half-cycle grid's interruption (10 ms) the input voltage remains within the limits for a rated power condition. Consider the allowed input voltage drop from the rated value to the minimum value, during (10 ms).

The energy needed to maintain working conditions during 10ms is:

$$P \times \Delta t$$

which is equal to the difference in energy stored in the input capacitance as follows.

$$\frac{1}{2}C \times V_{rated}^2 - \frac{1}{2}C \times V_{min}^2$$

Therefore,

$$P \times \Delta t = \frac{1}{2}C \times V_{rated}^2 - \frac{1}{2}C \times V_{min}^2$$

and with a power output of 50 W, a rated input voltage of 45 V and a minimum input voltage of 40V:

$$50 \times 0.010 = \frac{1}{2}C \times 45^2 - \frac{1}{2}C \times 40^2 \Rightarrow C = 2.352mF$$

$$C_{in} = 2.35mF$$

/3 pt.

Q11: DISCHARGE RESISTANCE

Determine the required resistance $R_{discharge}$, in parallel to the input capacitor, to completely discharge the input capacitance from 100% to 5% of the rated voltage in less than 1 minute. This is needed for the safety reasons.

The voltage of a capacitor as it discharges is as follows.

$$U_c = U_0 \times e^{\frac{-t}{RC}}$$

Here, U_c should be 5% of U_o , $t = 60$ seconds, and $C = 2.352mF$ from Q10:

$$0.05 \times U = U \times e^{\frac{-60s}{R(2.352mF)}} \Rightarrow R = 8515.5153 = 8.52k\Omega$$

Therefore

$$R > 8.52k\Omega$$

and a standard E24 series commercial resistor value of $9.1k\Omega$ is chosen.

$$R_{discharge} = 9.10k\Omega$$

/3 pt.

NOTE: For questions Q12, Q13 and Q14, show only three switching periods once the signals have reached their steady state.

Q12: PLECS VALIDATION FOR MAXIMUM INPUT VOLTAGE

Now that you have determined the resonant tank values, enter your parameters from Table 1 into the provided PLECS model of the LLC converter. Verify the results for maximum input voltage at resonant frequency and nominal output power through simulations. For this purpose, include the following waveforms:

- Voltage across the resonant capacitor
- Primary side input voltage
- Current of the magnetizing inductance
- Current of the resonant inductance
- Secondary side diode current
- Secondary side diode voltage
- Output voltage

As seen in bottom waveform of Figure 4, the maximum input voltage at resonant frequency and nominal output power is 24V as required.




Figure 4 Voltage and current waveforms of interest. From top to bottom: resonant capacitor voltage $V_{Cr}(t)$, input voltage of tank $U_{tank,in}(t)$, resonant inductance current $I_{Lr}(t)$, magnetizing inductance current $I_{Lm}(t)$, secondary side diode voltage $U_D(t)$, secondary side diode current $I_D(t)$, output voltage $V_{out}(t)$; all as a function of time.

/ 3 pt.

Q13: PLECS VALIDATION FOR MINIMUM INPUT VOLTAGE

In Q12, you have validated that the converter operation is correct when the input voltage is maximum and the switching frequency is equal to the resonant frequency, in which the LLC converter is load-independent. Now, analyze the behavior of the converter when the input voltage drops to the minimum specified value. Verify through simulations, correct operation with minimum input voltage at the previously determined minimum frequency, with nominal output power. For this purpose, include the following waveforms:

- Voltage across the resonant capacitor
- Primary side input voltage
- Current of the magnetizing inductance
- Current of the resonant inductance
- Secondary side diode current
- Secondary side diode voltage
- Output voltage

Additionally, from the scope, provide the measurement of output voltage ripple.

As seen in the bottom waveform of Figure 5, the output voltage is at 26V when the converter operates with minimum input voltage at the minimum frequency.




Figure 5 Voltage and current waveforms of interest. From top to bottom: resonant capacitor voltage $U_{Cr}(t)$, input voltage of tank $U_{tank,in}(t)$, resonant inductance current $I_{Lr}(t)$, magnetizing inductance current $I_{Lm}(t)$, secondary side diode voltage $U_D(t)$, secondary side diode current $I_D(t)$, output voltage $V_{out}(t)$; all as a function of time.

$$\Delta U_{out,pp}|_{U_{in,min}} = 0.95 \quad \text{V}$$

/ 4 pt.

Q14: PLECS VALIDATION FOR 1/4 OF THE NOMINAL POWER

In Q13, you validated your LLC resonant converter design when the input voltage is at its minimum. In addition to the possible working operating points, the converter must be able to regulate the output voltage in specific voltage and power ranges. To validate that, analyze through simulation the results for minimum input voltage at the adequate frequency regulating 1/4 of the nominal power. For this purpose, include the following waveforms:

- Voltage across the resonant capacitor
- Primary side input voltage
- Current of the magnetizing inductance
- Current of the resonant inductance
- Secondary side diode current
- Secondary side diode voltage
- Output voltage

Comment briefly your observations on the graphs.

At minimum input voltage and 1/4 of the nominal power, using the minimum frequency to simulate the worst case scenario, the simulated output voltage is around 27.2V, which is 3V higher than desired. The waveform of the voltage of the tank is as expected, while the magnetizing inductance current becomes more triangular and less sinusoidal. The diode current is essentially zero, as opposed to the previous two simulations.




Figure 6 Voltage and current waveforms of interest. From top to bottom: resonant capacitor voltage $U_{Cr}(t)$, input voltage of tank $U_{tank,in}(t)$, resonant inductance current $I_{Lr}(t)$, magnetizing inductance current $I_{Lm}(t)$, secondary side diode voltage $U_D(t)$, secondary side diode current $I_D(t)$, output voltage $V_{out}(t)$; all as a function of time.

Q15: EXPECTED GAIN VS SIMULATED GAIN

It is interesting to study the expected gain calculated utilizing the FHA (First Harmonic Approximation) against the gain obtained in the simulation in PLECS. Follow these steps to calculate the simulated gain:

- Choose a fixed input voltage with which you will carry out the upcoming simulations.
- From your the gain transfer function plot of your design, choose at least 5 operating frequencies within the operating range of your LLC resonant converter.
- Carry out a simulation per chosen frequency and obtain the average output voltage.
- Calculate the simulated gain of your LLC converter $M = 2n \cdot \frac{U_{out,PLECS}}{U_{dc,in}}$

For the simulated gains shown below in Figure 7, a regular distribution of normalized frequency values between 0.7 and 1 are chosen. For each value, a simulation is calculated using a fixed nominal input voltage of 45V and the equation provided. The gain resulting from each simulation is plotted in Figure 7.

In Figure 7, the simulation gain curve is steeper than the expected gain curve. This is due to the output capacitance value chosen for the simulation, which is based on standard commercial capacitance values and is slightly greater than the output capacitance originally used to calculate the expected gain. A higher output capacitance value results in a higher gain.




Figure 7 Ideal gain transfer function against simulated gain transfer function

/ 5 pt.

SEMICONDUCTOR COMPONENTS

The second part of this report focuses on the selection of semiconductor devices for your design. You will have to derive equations for your design, eventually leading to the selection of proper semiconductors that you will use in your design. As in the first set of questions, provide numeric answers with a precision of two digits after the decimal point in the provided unit.

Q16: TRANSISTOR STRESSES

To select an appropriate transistor for your design, you need to determine the maximum voltage and current stress that it has to handle in your circuit under the worst-case conditions in the operation. For this purpose, provide:

- The maximum voltage over the transistor $U_{T,max}$;
- The maximum current flowing through the transistor $i_{T,max}$.

Parasitic effects cause voltage overshoots. Therefore, a good practice is to scale the maximal voltage stress with a factor of 1.5.

Obtain the maximal voltage stress and maximum current from PLECS simulations from the last section. In your answer, indicate the simulation result from which you obtained the results ($U_{T,max}$ and $i_{T,max}$) and then give a final answer for the maximum voltage stress by taking into account the factor.

For the maximum voltage over the transistor, as the voltage source drain is the same as the input voltage we take the highest input voltage and then apply the security factor: $U_{T,max} = U_{in,max} * 1.5 = 75V$
The worst case for the measurement of the current over the transistor is when the frequency is minimal and the input voltage is minimal too. We measure: $i_{T,max} = 4.65A$

$$U_{T,max} = 75.00V$$

$$i_{T,max} = 4.65A$$

/ 4 pt.

Q17: DIODE STRESSES

Similarly to the previous question, to select the secondary side diodes, the maximum values of voltage and current must be identified. Thus, provide:

- The maximum voltage over the diode $U_{D,max}$;
- The maximum current flowing through the diode $i_{D,max}$.

Similar to Q16, obtain the maximal voltage stress and maximum current from PLECS simulations from the last section. In your answer, indicate the simulation result from which you obtained the results ($U_{T,max}$ and $i_{T,max}$) and then give a final answer for the maximum voltage stress by taking into account a factor of 1.5.

V worst case: $V_{in,max}$ and f_{max} : $V = 48.53 * 1.5 = 72.79V$
I worst case V_{min} and f_{min} : $4.37A$

$$U_{D,max} = 72.79V$$

$$i_{D,max} = 4.37A$$

/ 4 pt.

Q18: SEMICONDUCTOR SELECTION

Based on the obtained values from Q16 and Q17, select from the offered lists in Tables 2 and 3 a specific MOSFET (Metal Oxide Semiconductor Field-Effect Transistor) device and a specific diode for your design. Elaborate briefly why you chose exactly these two models and highlight them in the Tables, as it is exemplified for the first device.

Note that all devices are built in a TO-220 case, or variant, as shown in Fig. 8. Moreover, the package of the Schottky diodes is dual, therefore, you will only need to choose one piece for your design.

For the MOSFET, we chose the FDPF680N10T device as its specified current and voltage ratings are both greater than that of what we calculated in Q16 with the worst-case conditions. For the diode, the same reasoning applies, and we chose the RB085T-90NZC9 device.

MOSFET model No.: FDPF680N10T

Diode model No.: RB085T-90NZC9

/ 6 pt.

Table 2 The list of offered MOSFET devices. The parameter U_{ds} is the rated drain-source voltage, whereas the I_{cont} stands for continuous drain-source current.

No.	Manufacturer	Product	U_{ds} (V)	I_{cont} @ 100 °C (A)	$R_{ds,on}$ @ 25 °C (mΩ)
1	Onsemi	FDPF390N15A	150	15	40
2	Nexperia	PSMN034-100PS	100	22	62 (@ 100 °C)
3	Onsemi	FDPF680N10T	100	7.6	68
4	Vishay	SIHF530-GE3	100	10	160
5	Vishay	IRF510PBF	100	4	540
6	Vishay	IRFI510GPBF	100	3.2	540
7	Vishay	IRFZ24PBF-BE3	60	12	100
8	Infineon	IRFZ24NPBF	55	12	70

Table 3 The list of offered Schottky diode devices. The parameter U_{dc} refers to the maximum dc blocking voltage, whereas I_{cont} is the continuous forward current.

No.	Manufacturer	Product	U_{dc} (V)	I_{cont} (A)	U_f @ 25 °C (mV)
1	Rohm	RB088T100NZC9	110	10	870
2	Vishay	MBR20100CTVI1	100	10	800
3	Rohm	RB205T-90NZC9	90	15	780
4	Rohm	RB085T-90NZC9	90	10	830
5	Rohm	RB095T-90NZC9	90	6	750
6	Rohm	RB205T-60NZC9	60	15	580
7	Rohm	RB095T-60NZC9	60	6	580
8	Vishay	VT3045C-M3/4W	45	30	570

● Structure




Figure 8 Schottky diode structure of devices listed in Table 3

CALCULATION OF CURRENT AVERAGE AND RMS VALUES

In this section, you will obtain the Average and the RMS (Root Mean Squared) current values of the LLC resonant converter through simulation. The results have to be given with two digits after the decimal point using the given unit.

Q19: PLECS SIMULATION

Using the provided PLECS model, consider worst-case operating conditions, obtain the values for:

- The transistor RMS current $I_{T,rms}$;
- The transistor average current $I_{T,avg}$;
- The diode RMS current $I_{D,rms}$;
- The diode average current $I_{D,avg}$.

In your answer, indicate the simulation result from which you obtained the results $I_{T,rms}$, $I_{T,avg}$, $I_{D,rms}$, $I_{D,avg}$.

Using worst case: f_{min} V_{min} we have:

$$I_{T,rms} = 2.17A, I_{T,avg} = 1.27A, I_{D,rms} = 1.80A, I_{D,avg} = 0.95A$$



Figure 9 Diode current in a period



Figure 10 Transistor current in a period

$$I_{T,rms} = 2.17 \quad A$$

$$I_{T,avg} = 1.27 \quad A$$

$$I_{D,rms} = 1.80 \quad A$$

$$I_{D,avg} = 0.95 \quad A$$

/ 4 pt.

THERMAL DESIGN BASED ON THE EXPECTED SEMICONDUCTOR LOSSES

Based on your previous results, losses can be calculated and compared with the provided MATLAB Loss Tool. The results using the worst case (provided by the Loss Tool) will be used to select appropriate heatsinks for your design. As in the other questions, results should be given with two digits after the decimal point in the unit indicated. The Infineon Application Notes may serve you as a guideline for questions Q20, Q21 and Q22.

Q20: DIODE CONDUCTION LOSSES

Using the datasheet of your selected diode as well as the results from your simulations from Q19, calculate the diode conduction losses $P_{D,cond}$ at steady state under worst-operating conditions ($I_{D,min}$ and $U_{D,min}$). Note that the datasheet values may not be at the temperature your diode will operate, which is assumed to be 135 °C.

The diode conduction loss is calculated as follows.

$$P_{D,cond} = U_{D,f} \times I_{D,avg} + R_{D,on} \times I_{D,rms}^2$$

From Q19, $I_{D,avg} = 0.95A$ and $I_{D,rms} = 1.80A$. From the datasheet of the diode, $U_{D,f}$ can be found using the Forward Current vs. Forward Voltage graph, where at a temperature of 150 °C and using the previously determined value of $I_{D,avg} = 0.95A$, it can be seen that $U_{D,f} = 0.310V$. Therefore,

$$R_{D,on} = \frac{0.310}{0.95} = 0.32631... \approx 0.33\Omega$$

and finally

$$P_{D,cond} = 0.310 \times 0.95 + 0.32631 \times 1.80^2 = 1.35176... \approx 1.35W$$

$$P_{D,cond}|_{nom} = 1.35 \quad W$$

/ 7 pt.

Q21: TRANSISTOR CONDUCTION LOSSES

Using the datasheet of your selected transistor as well as the results from your simulations from Q19, calculate the transistor conduction losses at steady state under worst-operating conditions ($I_{D,min}$ and $U_{D,min}$). Identical to the diode, the transistor is assumed to operate at a temperature of 135 °C.

The transistor conduction loss is calculated as follows.

$$P_{T,cond} = R_{T,on} \times I_{T,rms}^2$$

From Q19, $I_{T,rms} = 2.17A$. From the datasheet of the transistor, the On-Resistance Variation vs. Drain Current and Gate Voltage graph can be used to estimate $R_{T,on}$ with a gate voltage of 50 V at a temperature of 25 °C, which is roughly 0.048 Ω. Then, the On-Resistance Variation vs. Temperature graph can be used to identify the normalized on-resistance value at 135 °C which roughly equals $0.048\Omega \times 1.7 = 0.0816\Omega$. Therefore,

$$P_{T,cond} = 0.0816 \times 2.17^2 = 0.3842... \approx 0.38W$$

$$P_{T,cond}|_{nom} = 0.38 \quad W$$

/ 7 pt.

Q22: TRANSISTOR SWITCHING LOSSES

Using again the datasheet and your previous results, calculate the transistor turn-on and turn-off losses $P_{T,on}$, $P_{T,off}$, at steady state under worst case operating conditions, this is, the conditions resulting in higher switching losses. For that, iterate in your calculations

and find the conditions that yield higher switching losses and comment it in your solution.

NOTE 1: Remember that the converter is expected to always operate in ZVS which will simplify your transistor switching losses calculations. In practice, if ZVS is lost in the operation, switching losses will increase.

NOTE 2: You will need to obtain from PLECS the **turn-off** current of the MOSFET, which is given by the current in the magnetizing inductance.

In your answer, explain how did you find the worst-case operating conditions and indicate which simulation you got the results from.

Based on Infineon methodology to calculate the transistor switching losses: $P_{swT} = (E_{on} + E_{off}) \times f_{sw}$. First, as the converter works in ZVS, in other words the turning on necessary energy will be negligible. ($E_{on} = 0$).

For the energy turning off as it is hard switching we use:

$$E_{off} = U_{dd} \times I_{doff} \times \frac{(t_{ru} + t_{fi})}{2}$$

where $t_{ru} = \frac{t_{ru1} + t_{ru2}}{2}$:

$$t_{ru1} = (U_{dd} - (R_{dson} \times I_{don})) \times Rg \times \left(\frac{CGD1}{U_{miller}} \right)$$

$$t_{ru2} = (U_{dd} - (R_{dson} \times I_{don})) \times Rg \times \left(\frac{CGD2}{U_{miller}} \right)$$

The values extracted from the datasheet are: $R_{dson} = 0.0816\Omega$, $CGD1/2 = 28e - 12F/35e - 12F$, $U_{miller} = 6.3V$, and the other values from the simulation: $I_{don} = 2.19A$, $U_{dd} = 50V$ (worst case after trial and error then $f_{sw} = f_{res}$).

For the calculation of t_{fi} it comes from the data by a cross multiplication method.

$$t_{fi} = t_f \times \frac{I_{doff}}{I_{test}}$$

where $t_f = 12e - 9s$, $I_{test} = 12A$ (from the datasheet), and $I_{doff} \approx I_{don}$ (it comes from the simulation). Finally we calculate the switching losses:

$$P_{T,on}|_{nom} = 0W, P_{T,off}|_{nom} = 0.094W$$

$$P_{T,on}|_{nom} = 0 \quad W$$

$$P_{T,off}|_{nom} = 0.09 \quad W$$

/ 12 pt.

Q23: EFFICIENCY

At this time, the losses of the semiconductors are known, calculate the efficiency of your LLC resonant converter under nominal operation $\eta|_{nom}$, when only semiconductor losses are considered. Please note that there will be other losses in your converter that will appear during the following stages of the design. Nevertheless, semiconductor losses are a good indication of the overall converter performance.

The total loss from the diode and the transistor is:

$$P_L = P_{swT} + P_{cT} + 2 * P_{cD} = 3.17W$$

So the efficiency is:

$$\eta = \frac{P_{out}}{P_{in}} = \frac{50}{50 + P_L} = 94.03\%$$

$$\eta|_{nom} = 94.03 \%$$

/ 3 pt.

Q24: LOSS TOOL

Modify the LLC converter data input parameters in the provided loss tool in MATLAB and run it in order to acquire the losses for the different values of U_{in} and P_{out} (the loss tool already includes these values and performs the necessary simulations). Read the comments in the code carefully to obtain valid results.

From these results, identify the nominal operating point and compare it with your results; comment deviations in case they appear. Additionally, give a brief explanation for why there are more or less losses for different operating conditions.

At the nominal operating point of 45 V for an output power of 50 W, the results from the loss tool are as follows: $P_{d,cond} = 1.08W$, $P_{sw,cond} = 0.20W$, and $P_{sw,on/off} = 0.50W$, for a total power loss of 1.33 W. The corresponding efficiency is 97.4%. The results from the loss tool are lower than our results. A possible explanation for this deviation is the estimations of graph values used in our calculations, which would be less precise than the operations performed by the loss tool.




Figure 11 Semiconductor power losses and efficiencies achieved for different operating points.

/ 7 pt.

NOTE: You may consider not using a heatsink for the transistor and/or diode. Nevertheless, your decision should be based on your calculations and factors considered (i.e., temperature margin).

Q25: TRANSISTOR HEATSINK

To choose a proper heatsink, answer the following questions. For the calculations, assume a maximum ambient temperature of $\vartheta_a = 40^\circ\text{C}$, whereas the semiconductor junction temperature should not exceed $\vartheta_j = 135^\circ\text{C}$. Please note that there is already a thermal resistance from the junction to the case of the semiconductor.

- Considering the output of the previous question, determine the worst case operation condition for the transistor in terms of power losses $P_T|_{wc}$.
- Calculate the maximum allowed heatsink thermal resistance $R_{th,T,c-a}$ (where $c-a$ indicates case to ambient).
- Based on b), choose a heatsink from the selection provided in Table 4, their profile is also displayed in Fig. 12. Don't forget to highlight your selection in **blue**, as in Table 2.
- Once the heatsink is selected, give the expected maximum junction temperature.

First we verify the necessity of the heatsink by calculating the working conditions temperature of the transistor using its junction to ambient thermal resistance $R_{JA} = 62.5$. The power losses are taken from the Matlab tool: $P_{loss} = 0.3693\text{W}$

$$\vartheta_{ja} = \vartheta_a + P_{loss} \times R_{JA} = 63.06^\circ\text{C}$$

So theoretically we wouldn't need to use any heatsink, but for security we chose one following the next calculations.

The maximum allowed heat sink thermal resistance is (with thermal to case resistance of transistor $R_{th,jc} = 5.2^\circ\text{C W}^{-1}$):

$$R_{th,ca} = \frac{\vartheta_j - \vartheta_a}{P_{loss}} - R_{th,jc} = 252.25 \text{ K W}^{-1}$$

Then we chose to use the heatsink with 16.40 K W^{-1} thermal resistance. The maximum junction temperature should be then be:

$$\vartheta_{ja} = \vartheta_a + P_{loss} \times (R_{th,jc} + 16.40) = 47.97^\circ\text{C}$$

$$P_T|_{wc} = 0.37 \text{ W}$$

$$R_{th,T,c-a} = 252.25 \text{ K W}^{-1}$$

MOSFET heatsink model No. : E2A-T220-25E

$$\vartheta_{T,j,max} = 47.97^\circ\text{C}$$

/ 8 pt.

Q26: DIODE HEATSINK

Similar to the transistor, a diode heatsink has to be selected. Assuming the same thermal constraints, answer the following questions:

- Considering the output of the Loss Tool, determine the worst case operation condition for the diode in terms of losses $P_D|_{wc}$.
- Calculate the maximum allowed heatsink thermal resistance $R_{th,D,c-a}$.
- Select a suitable heatsink from the selection provided in Table 4 (this time highlight it **green** as in Table 3).
- Give the expected maximum junction temperature.

The maximum allowed heat sink thermal resistance is (with thermal to case resistance of transistor $R_{th,jc} = 2.5^\circ\text{C W}^{-1}$):

$$R_{th,ca} = \frac{\vartheta_j - \vartheta_a}{P_{loss}} - R_{th,jc} = 70.59 \text{ K W}^{-1}$$

Then we chose to use the heatsink with 16.40 K W^{-1} thermal resistance. The maximum junction temperature should be then be:

$$\vartheta_{ja} = \vartheta_a + P_{loss} \times (R_{th,jc} + 16.40) = 64.57^\circ\text{C}$$

$$P_D|_{wc} = 1.30 \text{ W}$$

$$R_{th,D,c-a} = 70.59 \text{ K W}^{-1}$$

Diode heatsink model No. : E2A-T220-25E

$$\vartheta_{D,j,max} = 64.57 \text{ }^{\circ}\text{C}$$

/ 8 pt.

Table 4 List of the offered heatsinks.

No.	Manufacturer	Product	$R^{th} \text{ (K W}^{-1}\text{)}$	Figure
1	Ohmite	FA-T220-64E	3.00	12a
2	Ohmite	FA-T220-25E	4.70	12a
3	Ohmite	EA-T220-51E	7.50	12b
4	Ohmite	EA-T220-38E	10.40	12b
5	Wakefield-Vette	265-118ABHE-22	14.00	12c
6	Ohmite	E2A-T220-25E	16.40	12d



(a) Ohmite FA-T220-xxE



(b) Ohmite EA-T220-xxE



(c) Wakefield-Vette 265-118ABHE-xx



(d) Ohmite E2A-T220-xxE

Figure 12 Available heatsinks. Images taken from the manufacturer websites.

REPORT 1 SUMMARY

Fill out the table below with your results as well as your chosen devices:

Table 5 Calculated parameter values, selected components and efficiency.

Property	Value	Unit
f_{sw}	385	kHz
L_m	7.37	μH
L_r	1.84	μH
C_{out}	1.5	μF
MOSFET No.	FDPF680N10T	—
Diode No.	RB085T-90NZC9	—
$\eta _{nom}$	96	%
MOSFET heatsink No. (if present)	E2A-T220-25E	—
Diode heatsink No. (if present)	E2A-T220-25E	—

Total: / 125 pt.