{"payload":{"header_redesign_enabled":false,"results":[{"id":"15400347","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"oliviertassinari/ELEC222","hl_trunc_description":"Architectures reconfigurables et langages HDL","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":15400347,"name":"ELEC222","owner_id":3165635,"owner_login":"oliviertassinari","updated_at":"2014-01-07T18:10:39.430Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":68,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aoliviertassinari%252FELEC222%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/oliviertassinari/ELEC222/star":{"post":"YTGwuYRVD8Gl9lSM0LNZdG0wLywbo5OhFQFGAM7Ik6uxHjeLKoCcMBKzi5iHgxptEZ-ms93h0BusmNeUtE6mTw"},"/oliviertassinari/ELEC222/unstar":{"post":"2fx9orIsj5QI8NkkgG71qngxeFteOnXlNxstIK_6m_9U5G4kKTXbHjE7L9NMKeA0Hbqx-56NMX02if7qJeLWXw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"xn9klr4iseqn_rvF5vxKJH-MVN8xPvfgbVnm4Pg9G8TJ9S_uTYpb4U8JpM-titaIW5oah8RzuQRcixnp843fyA"}}},"title":"Repository search results"}