










3x3MotorFPGA
18-36V 3x motor controller board with multi camera input
Designed by: Olle Welin 2025





Schematic	top_level			Create at	2025-09-16
Board	Board1			Update at	2025-12-19
Drawn	FPGA_motors_V3_0				
Reviewed					
	Version	Size	Page 1 Total 1		
	V3.0	A4	EasyEDA.com		






Schematic	ADC			Create at	2025-09-20
				Update at	2025-10-26
Board				Page	P1
Drawn		FPGA_motors_V3_0			
Reviewed					
		Version	Size	Page 1 Total 1	
		V3.0	A4	EasyEDA.com	



Schematic	DC_brush_motors		Create at	2025-09-21
			Update at	2025-12-14
Board			Page	P1
Drawn		FPGA_motors_V3_0		
Reviewed				
		Version	Size	Page 1 Total 1
EasyEDA		V1.0	A4	EasyEDA.com




Ti60F225 Power Up
1. VCC and VCC_xx (will set EN_P1 to '1' when up)
2. VCCAUX and all VCCIO (max 10ms rise)
3. CRESET_N go '1' HIGH








Schematic	POWER_SUPPLY			Create at	2025-10-25
Board				Update at	2025-12-15
Drawn		FPGA_motors_V3_0			
Reviewed					
		Version	Size	Page 1 Total 1	
EasyEDA		V1.0	A4	EasyEDA.com	

External air coil (EMI filter)

- Inner diameter: **30 mm**
- Turns: **3**
- Wire: **1.2 mm Cu (≈AWG17)**
- Coil length: **~3.6 mm** (turns side-by-side)
- Est. copper length: **0.33 m** → **R ≈ 5 mΩ**, drop @ 5 A ≈ **26 mV**, heat ≈ **0.13 W**
- Inductance: **≈0.466 μH** (fine-tune by stretching/compressing)








Schematic	foc_3ph_motor_drv		Create at	2025-09-19
Board			Update at	2025-12-13
Drawn			Page	P1
Reviewed			FPGA_motors_V3_0	
		Version	Size	Page 1 Total 1
EasyEDA		V1.0	A4	EasyEDA.com



Power Pin Checklist

Check	Pin Name	Package Pins	Description
	A1	A1	I have used the power estimator to ensure that the system power requirements are met.
	A1	A1	My system follows the connection requirements for unused resources and features. See guidelines.
	A1	A1	My system follows the power-up sequence. See guidelines.
	A1	A1	My system uses the recommended number of decoupling capacitors. See guidelines.
VCC	E13 G7 H9 J6 H7 J9 M3		The core power supply voltage is 0.95 V ± 0.30 mV or 0.85 V ± 0.30 mV.
VCCAUX	D4 L1 M1 L4		The auxiliary power supply is 1.8 V ± 0.4 mV.
VCCA_X	E5 G10 LX L5		• The PL1 analog power supply voltage is 0.95 V ± 0.30 mV or 0.85 V ± 0.30 mV. • The PL1 analog power supply has a separate filtering circuit.
VCCIO33	B15 B4 N15 P4		The HVIO bank power supply is 1.8 V, 2.5 V, 3.0 V, or 3.3 V.
VCCIOCN	C11 D2 D4 F4 F2 G1 J1 L1 L2 M1 N5 N7 NB		• The HSIO bank power supply to HSDIO configured as GPIO is 1.2 V, 1.8 V, or 1.8 V. • The HSIO bank power supply to HSDIO configured as MPIOs has 1.2 V. • The HSIO bank power supply matches the external connection interfaces. • The system does not mix different I/O voltages in the same bank.
VOPS_GND	G6		VOPS_GND must always stay low unless you are lowering the security fuses.



- ✓ **Ti60 does NOT have hardened MIPI RX**
⇒ You must use **soft RX** + LVDS-style 1.2 V I/Os.
- ✓ **Use the dedicated "cam_xx" differential pins in Bank 3 (1.2 V)**
- ✓ **Two RPI Cameras = 6 differential pairs**

✓ Recommended pin usage

Camera 0:









- DO: L11/K11

Camera 1:




- CLK: K10/J10

- D1: L1S/K1S


- ✓ Add external termination resistors and LP-mode biasing






Schematic	FPGA_Ti60F225			Create at	2025-10-31
Board				Update at	2025-12-20
Drawn				Page	P1
Reviewed	FPGA_motors_v3_0				
		Version	Size	Page 1 Total 1	
		V1.0	A4	EasyEDA.com	




Schematic	ETH_PHY_B			Create at	2025-10-22
				Update at	2025-12-16
Board				Page	P1
Drawn		FPGA_motors_V3_0			
Reviewed					
		Version	Size	Page 1 Total 1	
		V1.0	A4	EasyEDA.com	















Schematic	ETH_PHY			Create at	2025-09-21
Board				Update at	2025-12-09
Drawn				Page	P1
Reviewed				FPGA_motors_V3_0	
		Version	Size	Page 1 Total 1	
EasyEDA		V1.0	A4	EasyEDA.com	




Schematic	CAM-AB			Create at	2025-11-13
				Update at	2025-12-12
Board				Page	P1
Drawn		FPGA_motors_V3_0			
Reviewed					
		Version	Size	Page 1 Total 1	
		V1.0	A4	EasyEDA.com	









Schematic	ETH_PHY			Create at	2025-09-21
Board				Update at	2025-12-09
Drawn				Page	P1
Reviewed				FPGA_motors_V3_0	
		Version	Size	Page 1 Total 1	
EasyEDA		V1.0	A4	EasyEDA.com	

