

# Oliver Cassidy

[ollyj.cassidy@gmail.com](mailto:ollyj.cassidy@gmail.com) | P: +44 7484 232315 | <https://github.com/ollycassidy13> | <https://olly-cassidy.vercel.app/> | [LinkedIn](#)

## EDUCATION

<b>Imperial College London</b> MEng in Electronic and Information Engineering Predicted First-Class Honours; Dean's List 2024; Ranked 2 <sup>nd</sup> in the year Coursework: NN in NumPy, Pipelined ray-tracing engine in Verilog on PYNQ, pipelined RISC-V CPU in SystemVerilog with cache, C90 compiler, Intel FPGA/AWS based game system, WiFi controlled rover, Op-amp from BJT in LTSpice	London, UK Expected Jun 2027
<b>The Manchester Grammar School</b> A Levels – Mathematics A*, Further Mathematics A*, Physics A*, Electronics A*; Winner of the Paton Electronics Prize Returned by invitation in 2025 to present to sixth form students about research and development in electronics	Manchester, UK Jun 2023

## PROFESSIONAL EXPERIENCE

<b>Software Development Engineer</b> AMD Research and Advanced Development	London, UK Apr 2026-Sep 2026
<b>Software Engineering Intern</b> T. Rowe Price	London, UK Jun 2025-Sep 2025
<ul style="list-style-type: none"><li>Established a secure research environment on Azure using Terraform and Groovy, deploying OpenAI agents with Bing search and MCP</li><li>Collaborated with Microsoft and international teams developing Terraform frameworks and Docker containers to scale deployments</li><li>Implemented in Python a custom MCP server/client with SQL database, agents and Bing search in AI Foundry on a private network</li><li>Presented regularly to stakeholders ensuring technical solutions aligned with their business needs and the understanding of model</li></ul>	
<b>Private 1:1 Tutoring</b>	Jan 2021-Sep 2024
<ul style="list-style-type: none"><li>Used social media to market my own tutoring business and attract clients, leading to a full client roster and a waitlist</li><li>Tutored over fifteen students at GCSE and A level in preparation for their examinations, leading to an increase in achieved grades</li></ul>	

## CONFERENCE PUBLICATIONS

<b>ReducedLUT: Table Decomposition with “Don’t Care” Conditions</b> Paper published in the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays 2025	Monterey, USA Aug 2024-Feb 2025
<ul style="list-style-type: none"><li>Lead-author of a paper focused on reducing the physical lookup table (P-LUT) utilisation of LUT-based neural network (NN) models</li><li>Used C++ for decomposition with increased similarity from modifications to select output values: <a href="https://doi.org/10.1145/3706628.3708823">doi.org/10.1145/3706628.3708823</a></li><li>Presented this paper to leading academics at ISFPGA 2025 in California and to the CAS research group at Imperial College London</li></ul>	

## RESEARCH EXPERIENCE

<b>Early Exit Neural Networks</b> Circuits and Systems Research Group, Imperial College London	London, UK Sep 2025-Present
<ul style="list-style-type: none"><li>Writing a paper on hardware-aware early exits where exits are quantized to 1-bit while maintaining model accuracy to reduce latency</li><li>Achieved up to 47% area-delay product reduction with minor accuracy loss across multiple datasets</li></ul>	
<b>NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference</b> Tutorial presented at Fast Machine Learning for Science Conference 2025	Zürich, Switzerland May 2025-Sep 2025
<ul style="list-style-type: none"><li>Helped deliver a tutorial on the evolution of LUT-based NNs detailing key challenges and presenting mitigation strategies for each</li><li>Presented new in-context results using an imask-optimized input buffer for NeuraLUT-Assemble models showcasing best in class latency</li><li>Implemented input layer as per-feature L-LUTs and demonstrated live end-to-end models on PYNQ with on-device pre/post-processing</li></ul>	
<b>Ultra-Low Latency ML Research</b> Circuits and Systems Research Group, Imperial College London	London, UK Jun 2024-Present
<ul style="list-style-type: none"><li>Adapted the open-source NeuraLUT toolflow to integrate Verilator testing, CUDA for improved inference and oh-my-xilinx Tcl scripts for synthesis of the model in Vivado along with modifying various L-LUT compression techniques and software.</li><li>Worked with a team from TU Delft to map gate activation and timestep functions to decomposed L-LUTs as part of a brain model</li><li>Implemented a latency-aware controller for a dynamic NN with early exits and runtime width selection on an ESP32</li></ul>	

## ACADEMIC PROJECTS

<b>CMATMUL – Cache Based Matrix Multiplication Kernel</b>	Feb 2025-Mar 2025
<ul style="list-style-type: none"><li>Developed an effective C++ based matrix multiplication kernel leading to over a 100x increase in throughput from a naïve solution</li><li>Optimised the throughput by implementing cache-aware tiling, register blocking, an AVX2 microkernel and OpenMP parallelism</li></ul>	
<b>Collabify</b>	Mar 2024-Aug 2024
<ul style="list-style-type: none"><li>Developed a collaborative Spotify web app with personalised recommendations using a weighted cosine similarity model and Spotify API</li><li>Designed a production backend with SQL-based persistence, Supabase authentication, Stripe payment integration, and deployed to Render.</li></ul>	
<b>Remote Control Car from Logic</b>	Dec 2022-Mar 2023
<ul style="list-style-type: none"><li>Designed and built a remote control car using a crystal oscillator and filters for a RF pair, logic gates, counters and MOSFET H-bridges</li></ul>	

## ADDITIONAL

**Technical Proficiencies:** Advanced in C++, Python, PyTorch, HTML/CSS, SystemVerilog, Git; Proficient in C, JavaScript, SQL, Java, Groovy, Verilog, Verilator, React, Basic, Assembly languages, Flask, CUDA, Tcl, Terraform

**Interests:** 1500m/3K/5K competitive track running for the Thames Valley Harriers (2023-Present), Raced nationally for junior cycling development teams and trained weekly with British Cycling (2020-2023)