

Oliver Cassidy

ollyj.cassidy@gmail.com | P: +44 7484 232315 | <https://github.com/ollycassidy13> | <https://olly-cassidy.vercel.app/> | [LinkedIn](#)

EDUCATION

Imperial College London

MEng in Electronic and Information Engineering

London, UK

Expected Jun 2027

Predicted First-Class Honours; Dean's List 2024; Ranked 2nd in the year

Relevant coursework: Pipelined ray-tracing engine implemented in Verilog on PYNQ, pipelined RISC-V CPU in SystemVerilog with two-way set-associative cache, C90 compiler, Intel FPGA/AWS based duel game system, WiFi controlled rover

The Manchester Grammar School

A Levels – Mathematics A*, Further Mathematics A*, Physics A*, Electronics A*; Winner of the Paton Electronics Prize

Jun 2023

Returned by invitation in 2025 to present to sixth form students about research and development in electronics

PROFESSIONAL EXPERIENCE

Cloud Engineering Intern

T. Rowe Price

London, UK

Jun 2025-Sep 2025

- Established a secure research environment on Azure using Terraform and Groovy, integrating OpenAI agents with Bing search and MCP
- Collaborated with Microsoft and international teams developing Terraform frameworks and Docker containers to scale deployments
- Implemented in Python a full MCP server and client with a SQL database and integrated this with agents and Bing search in AI Foundry
- Presented regularly to investments ensuring technical solutions aligned with business needs and the understanding of investment's model

Private 1:1 Tutoring

Jan 2021-Sep 2024

- Used social media to market my own tutoring business and attract clients, leading to a full client roster and a waitlist
- Tutored over fifteen students at GCSE and A level in preparation for their examinations, leading to an increase in achieved grades

CONFERENCE PUBLICATIONS

ReducedLUT: Table Decomposition with “Don’t Care” Conditions

Monterey, USA

Paper published in the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays 2025

Aug 2024-Feb 2025

- Lead-author of a paper focused on reducing the physical lookup table (P-LUT) utilisation of LUT-based neural network (NN) models for ultra-low latency applications by introducing extra similarities within the data to allow for more effective decomposition
- Reduced the P-LUT utilisation by over 38% with a maximum test accuracy drop of 0.01%: <https://doi.org/10.1145/3706628.3708823>
- Presented this paper to leading academics at ISFPGA 2025 in California and to the CAS research group at Imperial College London

RESEARCH EXPERIENCE

NeuralUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference

Zürich, Switzerland

Tutorial presented at Fast Machine Learning for Science Conference 2025

Sep 2025

- Delivered a tutorial on the evolution of LUT-based NNs detailing key challenges and presenting mitigation strategies for each
- Led a demonstration of deploying a NN onto an FPGA, covering the full process from model training to on-device inference

Ultra-Low Latency ML Research

London, UK

Circuits and Systems Research Group, Imperial College London

Jun 2024 – Present

- Adapted the open-source NeuralUT toolflow to integrate Verilator testing, CUDA for improved inference and oh-my-xilinx Tcl scripts for synthesis of the model using Vivado along with modifying various L-LUT compression techniques and software.
- Developed an imask-optimized input buffer for NeuralUT-Assemble models, cutting latency to one-third of the previous best
- Implemented the input layer as per-feature L-LUTs and deployed end-to-end models on PYNQ with on-board pre/post-processing

FPGA-Based Brain Simulation

Mar 2025

- Worked with a team from TU Delft to map gate activation and timestep functions to L-LUTs and applied decomposition techniques

ACADEMIC PROJECTS

CMATMUL – Cache Based Matrix Multiplication Kernel

Feb 2025-Mar 2025

- Developed an effective C++ based matrix multiplication kernel leading to over a 100x increase in throughput from a naïve solution
- Optimised the throughput by implementing cache-aware tiling, register blocking, an AVX2 microkernel and OpenMP parallelism

Collabify

Mar 2024-Aug 2024

- Developed a collaborative Spotify web app with personalised recommendations using a weighted cosine similarity model and Spotify API
- Built SQL-backed account and song storage for shared playlists with an animated, user-friendly HTML/CSS/JavaScript frontend

Remote Control Car from Logic

Dec 2022-Mar 2023

- Designed and built a remote control car using a RF transmitter/receiver pair, logic gates, counters and motor drivers
- Built the RF pair using a crystal oscillator and filter to obtain the carrier wave, and ASK modulation to transmit the information

ADDITIONAL

Technical Proficiencies: Advanced in C++, Python, PyTorch, HTML/CSS, SystemVerilog, Git; Proficient in C, JavaScript, SQL, Java, Groovy, Verilog, Verilator, React, Basic, Assembly languages, Flask, CUDA, Tcl, Terraform

Awards: Dean's List (2024), Paton Electronics Prize (2023), Gold Crest Award, Gold Kangaroo in the Senior Maths Challenge (2022)

Interests: 1500m/3K/5K competitive track running for the Thames Valley Harriers (2023-Present), Raced nationally for junior cycling development teams and trained weekly with British Cycling (2020-2023)