

ECE 271, Example Design Project, Group 0

Matthew Shuman

May 9th, 2018

Contents

1	Project Description	2
2	High Level Description	5
2.1	Functional Unit	5
2.1.1	Individual Block	6
2.1.2	Next Individual Block	6
2.1.3	Next Individual Block	6
2.1.4	Next Individual Block	6
2.2	Next Functional Unit	6
2.2.1	Individual Block	6
2.2.2	Next Individual Block	6
2.2.3	Next Individual Block	6
2.3	Next Functional Unit	6
2.3.1	Individual Block	6
2.3.2	Next Individual Block	6
2.3.3	Next Individual Block	6
2.3.4	Next Individual Block	6
2.3.5	Next Individual Block	6
A	SystemVerilog Files	6
A.1	Four Digit Display	8
B	Simulation Files (Do scripts)	9

This document is a template for the general formatting of the design report. The LaTeX source is provided, and will help your team create a high quality professional report. Your team may opt to use another word processor, but it will require substantial effort to produce a high quality report.

1 Project Description

Inputs: This design reads a VCR remote, a PS/2 Keyboard, and/or a 272 Button board. If more than one input source is used for this project, use some of the 4 DIP switches to select which source is enabled at a given time.

Outputs: There is one set of outputs, for the SNES console.

Note that the diagram in figure 1 a good starting point for the top level diagram for the 2018 project.

A good top level diagram would have:

1. Clock oscillator (default 2.08 MHz)
2. A clock divider to make slower speeds
3. Include the input clock for necessary blocks, such as the VCR remote receiver

The hardware diagram in figure 2 is useful for showing the pin connections between the FPGA and hardware modules. Good hardware diagrams have the following items:

1. Power and ground connections for each hardware module
2. Pin numbers being used on the FPGA
3. Descriptions of how the wires are connected, such as wire colors

May 9th, 2018

ECE 271 Project

Matthew Shuman

1 / page total




Figure 1: This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly.




Figure 2: The hardware diagram shows which pins are used on the FPGA, module boards, and relevant supply voltages for the different pieces of hardware used in the system.

2 High Level Description

Inputs: This reads a NES controller and the analog voltage of a potentiometer.

Outputs: This displays a 4 digit value on a seven segment display.




Figure 3: The top level design for the 2016 project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely on this diagram, specifically hierarchy, modularity, regularity, and discipline.

Put your simulation results for the TopLevel results here

2.1 Functional Unit

Inputs: This reads a 14 bit value, uses a 1 KHz clock signal, and has an active low reset.

Outputs: display[6:0] will control which number is displayed on the seven segment display. A 0 means that segment LED is on and a 1 means that segment LED is off. digitSelect[2:0] controls which digit is illuminated. The table below shows how the digitSelect operates.

000	1's digit
001	10's digit
011	100's digit
100	1000's digit




Figure 4: This is an expanded view of the block shown in the high level diagram.

Put the simulation results for the functional unit here.

2.1.1 Individual Block

The individual block shown in figure 5 was lab 3 of the ECE 272 Lab.

Inputs: value[3:0] ranges between 0 and 15

Outputs: display[6:0] determines which LEDs should be on to display a number on the seven segment display. A zero turns on the LED, a 1 turns off the LED.




Figure 5: This block was done in lab 3, by making K-Maps and drawing the logic gates needed to make this block of combinational logic. In chapter 4 this was done in System Verilog.

Put the simulation results for the individual blocks here.

2.1.2 Next Individual Block

2.1.3 Next Individual Block

2.1.4 Next Individual Block

2.2 Next Functional Unit

2.2.1 Individual Block

2.2.2 Next Individual Block

2.2.3 Next Individual Block

2.3 Next Functional Unit

2.3.1 Individual Block

2.3.2 Next Individual Block

2.3.3 Next Individual Block

2.3.4 Next Individual Block

2.3.5 Next Individual Block

A SystemVerilog Files

```
1 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Company:          Oregon State University
3 // Engineer:         Matthew Shuman
4 //
5 // Create Date:      05/11/2016
6 // Design Name:      demo2016
7 // Module Name:      TopLevel
8 // Project Name:
9 // Target Devices:   MachX02
10 // Tool versions:    Lattice Diamond 3.7
11 // Description:      Top Level for connecting a NES controller to a counter that is displayed on a 4 digit
                        display.
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // additional Comments:
18 //
19 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
20
```

```

21 module TopLevel(
22     input logic dataYellow,
23     output logic latchOrange, clockRed,
24     input logic reset_n,
25     output logic [6:0] display,
26     output logic [2:0] digitSelect
27 );
28
29 logic up, down, left, right, a, b;
30 logic ud, countClock;
31 logic [1:0] clockSelect;
32 logic clock_16Hz, clock_32Hz, clock_128Hz, clock_1KHz, clock_2KHz, clock_16KHz;
33 logic [13:0] count;
34
35 //This is an instance of a special, built in module that accesses our chip's oscillator
36 OSC #( "2.08" ) osc_int ( // "2.08" specifies the operating frequency, 2.08 MHz. Other clock
37     frequencies can be found in the MachX02's documentation
38     .STDBY(1'b0), //Specifies active state
39     .OSC(clock_2MHz), //Outputs clock signal to 'clk' net
40     .SEDSTDBY() //Leaves SEDSTDBY pin unconnected
41 );
42
43 //This module is instantiated from another file, 'NesReader.sv'
44 NesReader reader1(
45     .dataYellow(dataYellow),
46     .reset_n(reset_n),
47     .latchOrange(latchOrange),
48     .clockRed(clockRed),
49     .up(up),
50     .down(down),
51     .left(left),
52     .right(right),
53     .a(a),
54     .b(b),
55     .clock(clock_32KHz)
56 );
57
58 //This module is instantiated from another file, 'ClockDivider'
59 ClockDivider Divider1(
60     .clock_2MHz(clock_2MHz), // the clock driving the counter
61     .reset_n(reset_n), // active low reset
62     .clock_1MHz(clock_1MHz),
63     .clock_512KHz(clock_512KHz),
64     .clock_256KHz(clock_256KHz),
65     .clock_128KHz(clock_128KHz),
66     .clock_64KHz(clock_64KHz),
67     .clock_32KHz(clock_32KHz),
68     .clock_16KHz(clock_16KHz),
69     .clock_8KHz(clock_8KHz),
70     .clock_4KHz(clock_4KHz),
71     .clock_2KHz(clock_2KHz),
72     .clock_1KHz(clock_1KHz),
73     .clock_512Hz(clock_512Hz),
74     .clock_256Hz(clock_256Hz),
75     .clock_128Hz(clock_128Hz),
76     .clock_64Hz(clock_64Hz),
77     .clock_32Hz(clock_32Hz),
78     .clock_16Hz(clock_16Hz),
79     .clock_8Hz(clock_8Hz),
80     .clock_4Hz(clock_4Hz),
81     .clock_2Hz(clock_2Hz),
82     .clock_1Hz(clock_1Hz)
83 );
84
85 //This module is instantiated from another file, 'PriorityEncoder.sv'
86 PriorityEncoder Encoder1(
87     .up(up),
88     .down(down),
89     .left(left),
90     .right(right),
91     .clockSelect(clockSelect)
92 );
93
94 //This module is instantiated from another file, 'Mux4.sv'
95 Mux4 Mux1(
96     .clockSelect(clockSelect),
97     .zero(clock_16Hz),
98     .one(clock_32Hz),
99     .two(clock_128Hz),
100     .three(clock_2KHz),
101     .out(countClock)
102 );
103
104 //This module is instantiated from another file, 'ArrowLogic.sv'
105 ArrowLogic Comb1(
106     .a(a),
107     .b(b),
108     .countClock(countClock),
109     .ud(ud),
110     .countClockEnabled(countClockEnabled)
111 );
112
113 //This module is instantiated from another file, 'Counter14.sv'
114 Counter14 Counter1(
115     .reset_n(reset_n),
116     .upDown(ud),
117     .clock(countClockEnabled),
118     .count(count)
119 );
120
121 //This module is instantiated from another file, 'FourDigitSevenSeg.sv'
122 FourDigitSevenSeg(
123     .reset_n(reset_n),
124     .displayValue(count),
125     .clock_1KHz(clock_1KHz),
126     .display(display),
127     .digitSelect(digitSelect)
128 );
129
130
131 endmodule

```

A.1 Four Digit Display

```

1 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Company:          Oregon State University
3 // Engineer:         Matthew Shuman
4 //
5 // Create Date:      05/04/2016
6 // Design Name:      demo2016
7 // Module Name:      FourDigitSevenSeg
8 // Project Name:
9 // Target Devices:   MachX02
10 // Tool versions:    Lattice Diamond 3.7
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // additional Comments:
18 //
19 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
20 module FourDigitSevenSeg (
21     input logic clock_1KHz, reset_n,
22     input logic [13:0] displayValue, // The value that gets split and displayed on the display,
23     output logic [6:0] display, // 6543210 -> gfedcba
24     output logic [2:0] digitSelect // 000 -> LSB, 001, 011, 100
25 );
26
27 logic [3:0] thousands;
28 logic [3:0] hundreds;
29 logic [3:0] tens;
30 logic [3:0] ones;
31 logic [3:0] value;
32 logic [1:0] digitCount;
33
34 TwoBitCounter i1 (
35     .clock_1KHz (clock_1KHz),
36     .reset_n (reset_n),
37     .digitCount (digitCount)
38 );
39
40 DigitTranslator i2 (
41     .digitCount (digitCount),
42     .digitSelect (digitSelect)
43 );
44
45 DigitSeparator i3 (
46     .displayValue (displayValue),
47     .thousands (thousands),
48     .hundreds (hundreds),
49     .tens (tens),
50     .ones (ones)
51 );
52
53 FourToOneMux i4 (
54     .thousands (thousands),
55     .hundreds (hundreds),
56     .tens (tens),
57     .ones (ones),
58     .digitCount (digitCount),
59     .value (value)
60 );
61
62 SevenSeg i5 (
63     .value (value),
64     .display (display)
65 );
66
67 endmodule

```

```

1 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Company:          Oregon State University
3 // Engineer:         Matthew Shuman
4 //
5 // Create Date:      05/09/2016
6 // Design Name:      demo2016
7 // Module Name:      DigitSeparator
8 // Project Name:
9 // Target Devices:   MachX02
10 // Tool versions:    Lattice Diamond 3.7
11 // Description:      A block of combinational logic that will separate a value (0-9999) into digits to be
12 //                    displayed.
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21 module DigitSeparator (
22     input logic [13:0] displayValue, //
23     output logic [3:0] thousands, //the MSB digit
24     output logic [3:0] hundreds, //the 100's digit
25     output logic [3:0] tens, //the 10's digit
26     output logic [3:0] ones //the LSB digit
27 );
28
29 assign thousands = (displayValue / 1000) % 10; //MSB Display
30 assign hundreds = (displayValue / 100) % 10;
31 assign tens = (displayValue / 10) % 10;
32 assign ones = displayValue % 10;
33
34 endmodule

```

```

1 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Company:          Oregon State University
3 // Engineer:         Matthew Shuman
4 //
5 // Create Date:      05/09/2016
6 // Design Name:      demo2016
7 // Module Name:      SevenSeg

```



```

8 // Project Name:
9 // Target Devices: MachX02
10 // Tool versions: Lattice Diamond 3.7
11 // Description: A clean SevenSegment display driver
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // additional Comments:
18 //
19 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
20 module SevenSeg(
21   input logic [3:0] value, //the input to display
22   output logic [6:0] display// a, b, c, d, e, f, g, the individual LED output for the seven segment along
23   with the digital point
24 );
25   always_comb
26     case(value)
27       4'd0 : display = 7'b1000000; //display 0
28       4'd1 : display = 7'b1111001; //display 1
29       4'd2 : display = 7'b0100100; //display 2
30       4'd3 : display = 7'b0110000; //display 3
31       4'd4 : display = 7'b0011001; //display 4
32       4'd5 : display = 7'b0010010; //display 5
33       4'd6 : display = 7'b0000010; //display 6
34       4'd7 : display = 7'b1111000; //display 7
35       4'd8 : display = 7'b0000000; //display 8
36       4'd9 : display = 7'b0010000; //display 9
37       default : display = 7'b0111111; //dash
38     endcase
39 endmodule

```

B Simulation Files (Do scripts)

```

1 vsim work.DigitSeparator
2
3 add wave displayValue
4 add wave thousands
5 add wave hundreds
6 add wave tens
7 add wave ones
8
9 force displayValue 10#1234 0
10 force displayValue 10#5678 10
11
12 run 100 ps

```