#### ECE 271

# Digital Logic Design Final Project

Nick Olson Michael ASD Sienna ASD

November 30, 2019 Instructor Shuman Oregon State University

## Contents

1	Pro	ject Description	2
2	Hig 2.1 2.2 2.3 2.4	Functional Unit 1 Name Functional Unit 1 Name  Functional Unit 1 Name  2.2.1 Individual Block 1 Name (with testbench)  2.2.2 Individual Block 2 Name (without testbench)  DisplayDecoder Functional Unit  vcr_decoder Functional Unit  2.4.1 ReadState Module	10 11 12
A	A.1	Functional Unit Name	1; 1; 10
D		ulation Files (Do Scripts)	19
Д	B.1	Functional Unit Name	19 22
$\mathbf{L}$	ist (	of Figures	
	1	This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly.	
	2	The hardware diagram shows which pins are used on the FPGA, module boards,	
	3	and relevant supply voltages for the different pieces of hardware used in the system. The top level design for the project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely	
	4	on this diagram, specifically hierarchy, modularity, regularity, and discipline The simulation results of the top level design for the project	
	5	The logic design of the (NAME) functional unit used in the final design	
	6	The simulation results of the top level design for the project	
	7	The logic design of the (NAME) functional unit used in the final design	
	8	The simulation results of the top level design for the project	
	9	The block symbol of the (NAME) individual block used in the (NAME) functional unit, the block diagram of the logic of the testbench used to further simulate the block, and the block symbol of the test chip used in the testbench of the block The simulation results of the block alone, the testbench used to further simulate the	
	10	block, and the simulation results for the testbebch of the (NAME) individual block used in the (NAME) functional unit.	
	11	The block symbol of the (NAME) individual block used in the (NAME) functional unit.	
	12	The simulation results of the (NAME) individual block used in the (NAME) functional unit.	
	13	The logic design of the DisplayDecoder functional unit used in the final design	1
	14	The simulation results for the DisplayDecoder Module	1
	15	The logic design of the vcr_decoder functional unit used in the final design	1
	16 17	The simulation results of the vcr_decoder Functional Unit	1
	18	unit	1

## 1 Project Description

Intro to Project paragraph. The inputs and outputs of the overall design immediately follow. An overall description diagram is then shown in **Figure 1** and a hardware diagram is shown in **Figure 2**.

• Inputs: inputs




Figure 1: This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly.




Figure 2: The hardware diagram shows which pins are used on the FPGA, module boards, and relevant supply voltages for the different pieces of hardware used in the system.

## 2 High Level Description

Top level introduction. The input and output specifications follow, a toplevel diagram follows in **Figure 3**, and the simulation results follow in **Figure 4**.

• Inputs: inputs

• Outputs: outputs




Figure 3: The top level design for the project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely on this diagram, specifically hierarchy, modularity, regularity, and discipline.




Figure 4: The simulation results of the top level design for the project.

The following subsections will discuss the inputs, outputs, designs, and simulation results of all elements of the design at two levels of scrutiny: functional units and individual blocks of digital logic.

#### 2.1 Functional Unit 1 Name

Introduction to functional unit. The input and output specifications follow, a block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

• Inputs: inputs




Figure 5: The logic design of the (NAME) functional unit used in the final design.




Figure 6: The simulation results of the top level design for the project.

#### 2.2 Functional Unit 1 Name

Introduction to functional unit. The input and output specifications follow, a block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

• Inputs: inputs




Figure 7: The logic design of the (NAME) functional unit used in the final design.





Figure 8: The simulation results of the top level design for the project.

#### 2.2.1 Individual Block 1 Name (with testbench)


Introduction to individual block. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

• Inputs: inputs

• Outputs: outputs




(a) The block symbol of the (NAME) in- (b) The block symbol of the test block used dividual block used in the (NAME) func- in the testbench made to further simulate tional unit. the (NAME) individual block.




(c) The testbench used to further simulate the (NAME) individual block.


Figure 9: The block symbol of the (NAME) individual block used in the (NAME) functional unit, the block diagram of the logic of the testbench used to further simulate the block, and the block symbol of the test chip used in the testbench of the block.



(a) The simulation results for the (NAME) individual block alone.



(b) The simulation results of the test block used in the testbench.



(c) The simulation results of the testbench used.

Figure 10: The simulation results of the block alone, the testbench used to further simulate the block, and the simulation results for the testbench of the (NAME) individual block used in the (NAME) functional unit.

#### 2.2.2 Individual Block 2 Name (without testbench)

Introduction to individual block. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

• Inputs: inputs




Figure 11: The block symbol of the (NAME) individual block used in the (NAME) functional unit.




Figure 12: The simulation results of the (NAME) individual block used in the (NAME) functional unit.

#### 2.3 DisplayDecoder Functional Unit

The DisplayDecoder Module converts a 4-bit input value into a display value on the seven segment display of the FPGA. The DisplayDecoder is able to output a hexadecimal display value between 0 and F. A block diagram of the unit follows in **Figure A** and the simulation results for the unit follows in **Figure B**.

- Inputs: The DisplayDecoder module takes a 4-bit binary value input, data, as its only input.
- Outputs: The DisplayDecoder module outputs a 7-bit binary value that is used to activate specific segments in the FPGA seven segment display.




Figure 13: The logic design of the DisplayDecoder functional unit used in the final design.




Figure 14: The simulation results for the DisplayDecoder Module.

#### 2.4 vcr decoder Functional Unit

The vcr\_decoder module converts an IR signal sent from a VCR remote into a decimal value between 0 and 9. A block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

- Inputs: The vcr\_decoder module two inputs, clk and IR. clk is a 10 KHz clock signal that is used to drive the module. IR is the Infrared signal coming from the VCR remote that will be translated by the module.
- Outputs: The vcr\_decoder module has a single output, displayValue, which is the 0-9 representing the IR signal that was received by the module as input.




Figure 15: The logic design of the vcr\_decoder functional unit used in the final design.



Figure 16: The simulation results of the vcr\_decoder Functional Unit.

#### 2.4.1 ReadState Module

Introduction to individual block. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

• Inputs: inputs




Figure 17: The block symbol of the (NAME) individual block used in the (NAME) functional unit.




Figure 18: The simulation results of the (NAME) individual block used in the (NAME) functional unit.

## A SystemVerilog Files

This appendix will list the SystemVerilog code used for each block used in the design project.

#### A.1 seven<sub>s</sub> $eg_6$

#### A.1.1 Component Blocks of seven<sub>s</sub>eg<sub>6</sub>Unit

```
logic [3:0] data,
   module sevenseg(input
                    output logic [6:0] segments);
2
      always_comb
         case(data)
5
            //
                                      gfe_dcba
                      segments = 7'b100_0000;
            0:
                      segments = 7'b111_1001;
            1:
                      segments =
                                  7'b010_0100;
            2:
9
                      segments =
                                  7,b011_0000;
            3:
10
            4:
                      segments =
                                  7'b001_1001;
11
            5:
                      segments =
                                  7,b001_0010;
12
            6:
                      segments =
                                   7,b000_0010;
13
            7:
                      segments =
                                   7'b111_1000;
14
            8:
                      segments =
                                   7,b000_0000;
15
16
                      segments =
                                   7'b001_1000;
17
            default: segments = 7'b111_1111;
18
         endcase
19
   endmodule
20
```

(a) System Verilog code for theseven  $_seg_6blockused in the design.$ 

#### A.2 $L293D_encoder$

```
/* Takes input as 4-bit register describing whether
      each motor is on and its direction \ast/
5 module L293D_encoder (
                                     // whether the first motor should spin
      input logic
                     motor_1_on,
                      motor_1_dir,
                                     // the direction of spin (0 is back, 1 is forward)
7
8
                      motor_2_on,
                                     // whether the second motor should spin
9
                      motor_2_dir,
                                     // the direction of spin (0 is back, 1 is forward)
10
11
                                 // pin 1
12
      output logic
                      enable_1,
                                                  enable for inputs 1 and 2
                                  // pin 2
// pin 7
                                                  input 1 (forward for motor 1)
                      input_1,
13
                                                 input 2 (backward for motor 1)
                      input_2,
15
                                  // pin 9
                      enable_2,
                                               - enable for inputs 3 and 4
16
                                  // pin 10
                      input_3,
                                               - input 3 (forward for motor 2)
17
                                  // pin 15
                      input_4
                                               - input 4 (backward for motor 2)
18
      );
19
20
      always_comb begin
21
         enable_1 <= motor_1_on;</pre>
22
         input_1
                      <= (motor_1_on && (motor_1_dir));
23
         input_2
                     <= (motor_1_on && ~(motor_1_dir));
25
         enable_2
                      <= motor_2_on;</pre>
                      <= (motor_2_on && (motor_2_dir));
27
         input_3
                      <= (motor_2_on && ~(motor_2_dir));
         input_4
28
      end
29
30
  endmodule
31
```

(a) SystemVerilog code for the L293D<sub>e</sub>ncoderblockused in the design.

## A.3 $nes_decoder$

```
module nes_decoder (input logic
                                                       // the current button data coming from con-
                                          nes_data,
                                                       // will synchronize output to the positive
                                          in_clock,
3
                                                       // will read the data on the positive edge
                                          read_data,
4
                                          reset,
                                                       // does nothing so far
5
6
                                          nes_latch, // sent to controller, begins process of re
                         output logic
                                                       \ensuremath{//} sent to controller, tells controller to
                                          nes_clock,
9
                         output logic
                                          nes_A,
                                                       // A button output, active low
10
                                          nes B.
                                                       // B button output, active low
11
                                          nes_START,
                                                       // START button output, active low
12
                                          nes_SELECT, // SELECT button output, active low
13
                                                       // UP button output, active low
                                          nes_UP,
14
                                                       // DOWN button output, active low
                                          nes_DOWN,
15
                                          nes_LEFT,
                                                       // LEFT button output, active low
16
                                          nes_RIGHT,
                                                      // RIGHT button output, active low
17
18
                         output logic
                                          ready_to_read); // output telling system whether the me
19
20
21
          // Parameter
22
         localparam
                                       NUM_BUTTONS = 8;
23
24
          // Internal
25
         logic [3:0]
                                       count = 3, b0000;
26
27
         logic
                                       pause = 0;
28
          logic
                                       next = 0;
29
          logic
                                       apply = 0;
                 [NUM_BUTTONS -1:0]
                                       tmp_buttons = {NUM_BUTTONS{1'b1}};
          logic
30
                 [NUM_BUTTONS -1:0]
                                       prev_input = {NUM_BUTTONS{1'b1}};
         logic
31
                                                    = 0;
         logic
                                       tmp_ready
32
33
         // Start reading process if latch, read until all buttons read, apply after
34
          always_ff @(posedge in_clock, posedge read_data, posedge reset) begin
35
36
                if (reset) begin
37
                   /* On reset, set to default values */
38
39
                                       = 1;
40
                       tmp_ready
                                       = 0;
41
                      nes_latch
                                       = 0;
                      nes_clock
42
                       tmp_buttons
                                       = {NUM_BUTTONS{1'b1}};
43
                                       = {NUM_BUTTONS{1'b1}};
                      prev_input
44
                                       = 0;
                      next
45
                                       = 0;
                       apply
46
                                       = 0;
47
                       count
                       tmp_ready
                                       = 1;
48
49
                end
50
                else if (read_data) begin
51
                   /* On start (read_data) if the system is ready to read (ready_to_read),
52
                     st send nes_latch signal to controller to start reading process, signal sys^{\circ}
53
                    * is no longer ready to read, and set that it should read the next value.
54
55
                       if (tmp_ready) begin
56
                          nes_latch
                                             1;
57
                                          _
                                             0;
                          tmp_ready
58
                                          =
                                             0;
59
                          count
                                          = {NUM_BUTTONS{1'b1}};
                          tmp_buttons
60
61
                          next
                                             1:
                       end
62
63
                end
64
                else if (pause) begin
65
                   /* In between each rea\eta_{6} (after each [next] case where a button is read),
66
                     * either send the system to the apply state or to the next button read
67
                     * depending on if we have read all buttons; gives nes_clock time to be 0.
68
```

#### A.4 $parsed_c lock$

#### A.4.1 Component Blocks of parsed\_clockUnit

```
module parser #(parameter IN_BITS=30, TICK_PER_SEC=9537)
                   (input logic [IN_BITS-1:0] count,
2
                    output logic [IN_BITS-1:0] total_seconds,
3
                    output logic [3:0] seconds_ones,
4
                    output logic [3:0] seconds_tens,
5
                    output logic [3:0] minutes_ones,
6
                    output logic [3:0] minutes_tens,
                    output logic [3:0] hours_ones,
                    output logic [3:0] hours_tens);
10
            [5:0]
                             seconds;
11
      reg
             [5:0]
12
      reg
                             minutes;
             [4:0]
13
      reg
                             hours;
14
      always_comb
15
         begin
16
             total_seconds = count / TICK_PER_SEC;
17
18
             seconds = total_seconds % 60;
19
             seconds_ones = seconds % 10;
20
             seconds_tens = seconds / 10;
21
22
            minutes = (total_seconds / 60) % 60;
23
            minutes_ones = minutes % 10;
24
            minutes_tens = minutes / 10;
25
26
            hours = (total_seconds / 3600) % 24;
27
             hours_ones = hours % 10;
28
             hours_tens = hours / 10;
29
30
         end
31
  endmodule
```

(a) System Verilog code for the parsed  $_{c}lockblockused in the design$ .

```
module comparator #(parameter N=30)
                        (input logic [N-1:0] a, b,
                         output logic eq, neq, lt, lte, gt, gte, agt24h);
3
4
      assign eq
                       (a == b);
5
      assign neq
                   =
                       (a != b);
                       (a < b);
      assign lt
                   =
      assign lte
                       (a \le b);
                       (a > b);
      assign gt
                    =
9
                       (a >= b);
      {\tt assign} \ {\tt gte}
10
11
      assign agt24h =
                        (a >= 24*3600);
12
13
   endmodule
14
```

(a) SystemVerilog code for the parsed clockblockused in the design.

```
1 // mux4 module
   module mux4 #(parameter IN_WIDTH = 1)
                                                               // Width of each input option
                                  [3:0] [IN_WIDTH-1:0] in,
                 (input logic
   // 4, 4-bit inputs (select 00, 01, 10, 11 respectively)
                 input logic [1:0] sel,
   // input sel that selects between inputs
7
                               [IN_WIDTH-1:0] out);
                                                              // 4-bit output based on input sel
                 output logic
8
9
      // Whenever an input or select changes, reassign output
10
      always @ (in or sel) begin
11
12
            out <= in[sel];</pre>
13
14
      end
15
16
   endmodule
```

(a) SystemVerilog code for the parsed clockblockused in the design.

```
module counter #(parameter N=30)
                    (input logic clk, reset, enable,
                     output logic [N-1:0] q);
3
      always_ff@(posedge clk, posedge reset)
5
         begin
6
            if(reset)
                               q <= 0;
            else if(enable)
                               q <= q+1;
8
9
10
   endmodule
```

(a) SystemVerilog code for the parsed clockblockused in the design.

#### **A.5** $\operatorname{nes}_t o_m otor$

```
module nes_to_motor (input logic
                                         forward,
                                         backward,
4
                                         left,
                                         right,
6
                         output logic
                                         motor_1_on,
7
                                         motor_1_dir ,
8
                                         motor_2_on,
9
                                         motor_2_dir);
10
11
      // Internal (NO DOUBLE INPUTS)
12
      logic int_forward
13
14
      logic int_backward
                            = 0;
                            = 0;
      logic int_left
15
      logic int_right
                            = 0;
16
17
      always_comb begin
18
19
                                      && (forward ^ backward ^ left ^ right);
         int_forward
                         = forward
20
         int_backward
                         = backward && (forward ^ backward ^ left ^ right);
21
         int_left
                         = left
                                      && (forward ^ backward ^ left ^ right);
22
         int_right
                         = right
                                      && (forward ^ backward ^ left ^ right);
23
25
         motor_1_on = int_left || int_right || int_forward || int_backward;
         motor_1_dir =
                         int_backward || int_left;
27
         motor_2_on = int_left || int_right || int_forward || int_backward;
28
         motor_2_dir = int_forward || int_left;
29
30
      end
31
32
   endmodule
33
```

(a) SystemVerilog code for thenes $_to_motorblockusedinthedesign$ .

## B Simulation Files (Do Scripts)

This appendix will list the Do Scripts used to simulate each block used in the design project.

#### B.1 seven<sub>s</sub> $eg_6$

```
 \begin{array}{c} \text{vsim design-project.seven\_seg\_6} \\ \text{add wave -position insertpoint sim:/seven\_seg\_6/*} \\ \\ \text{force in0 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{force in1 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{force in2 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{force in3 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{force in4 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{force in5 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{force in5 } 10\#0\ 25,\ 10\#1\ 50,\ 10\#2\ 75,\ 10\#3\ 100,\ 10\#4\ 125,\ 10\#5\ 150,\ 10\#6\ 175,\ 10\#7\ 200 \\ \text{run } 275 \\ \end{array}
```

(a) Do Script code for these ven  $_seg_6blockusedinthedesign$ .

#### B.1.1 Component Blocks of seven<sub>s</sub> $eg_6Unit$

```
vsim design-project.sevenseg
add wave -position insertpoint sim:/sevenseg/*
force -freeze sim:/sevenseg/data 0000 0
run 50
force -freeze sim:/sevenseg/data 0001 0
force -freeze sim:/sevenseg/data 0010 0
run 50
force -freeze sim:/sevenseg/data 0011 0
run 50
force -freeze sim:/sevenseg/data 0100 0
run 50
force -freeze sim:/sevenseg/data 0101 0
force -freeze sim:/sevenseg/data 0110 0
run 50
force -freeze sim:/sevenseg/data 0111 0
run 50
force -freeze sim:/sevenseg/data 1000 0
run 50
force -freeze sim:/sevenseg/data 1001 0
run 50
```

(a) Do Script code for these ven  $seg_6blockused in the design$ .

#### $B.2 L293D_encoder$

```
vsim design-project.L293D encoder
add wave -position insertpoint sim:/L293D encoder/motor 1 on
add wave -position insertpoint sim:/L293D_encoder/motor_2_on
add wave -position insertpoint sim:/L293D encoder/motor 1 dir
add wave -position insertpoint sim:/L293D_encoder/motor_2_dir
add wave -position insertpoint sim:/L293D_encoder/enable_1
add wave -position insertpoint sim:/L293D_encoder/input_1
add wave -position insertpoint sim:/L293D_encoder/input_2
add wave -position insertpoint sim:/L293D_encoder/enable_2
add wave -position insertpoint sim:/L293D encoder/input 3
add wave -position insertpoint sim:/L293D encoder/input 4
force - freeze motor_1_on
                             0 0, 1 100, 0 {300}
force -freeze motor_2_on
force -freeze motor_1_dir
                             0 0, 1 100, 0 {300}
                             0 \ 0, \ 1 \ \{200\}
force -freeze motor_2_dir
                             0 \ 0, \ 1 \ \{200\}
run\ 400
```

(a) Do Script code for the  $L293D_encoderblockused in the design$ .

#### **B.3** $nes_decoder$

```
vsim design-project.nes decoder
add wave -position insertpoint sim:/nes decoder/in clock
add wave -position insertpoint sim:/nes decoder/read data
add wave -position insertpoint sim:/nes_decoder/reset
add wave -position insertpoint sim:/nes_decoder/nes_*
add wave -position insertpoint sim:/nes decoder/ready to read
add wave -position insertpoint sim:/nes decoder/count
add wave -position insertpoint sim:/nes_decoder/tmp_buttons
add wave -position insertpoint sim:/nes_decoder/prev_input
add wave -position insertpoint sim:/nes_decoder/pause
add\ wave\ -position\ insertpoint\ sim:/nes\_decoder/next
add wave -position insertpoint sim:/nes_decoder/apply
add wave -position insertpoint sim:/nes_decoder/tmp_ready
force -freeze
                in clock
                            10,
                                     0 \{25\}
                                               -r 50
                                               -r 500
force -freeze
                nes data
                                     1 \ 250
                            0 \ 0
force -freeze
                read data
                            0 0,
                                     1 10,
                                               0 {20}
force -freeze
                            1 0,
                                     0 {10}
                reset
run 900
```

(a) Do Script code for the nes\_decoderblockusedinthedesign.

#### B.4 parsed<sub>c</sub>lock

```
vsim design-project.parsed clock
add wave -position insertpoint sim:/parsed_clock/clock_50MHz
add wave -position insertpoint sim:/parsed_clock/enable_in
add wave -position insertpoint sim:/parsed_clock/reset_in
add wave -position insertpoint sim:/parsed_clock/double_speed_in
add wave -position insertpoint sim:/parsed clock/super speed in
add wave -position insertpoint sim:/parsed_clock/total_sec
add wave -position insertpoint sim:/parsed clock/seconds ones
add wave -position insertpoint sim:/parsed_clock/seconds_tens
add wave -position insertpoint sim:/parsed_clock/minutes_ones
add wave -position insertpoint sim:/parsed clock/minutes tens
add wave -position insertpoint sim:/parsed_clock/hours_ones
add wave -position insertpoint sim:/parsed clock/hours tens
force -freeze clock 50MHz
                            0 \ 0,
                                        1 1 us
                                                     -r \{2us\}
                                        1 1 us,
                                                     0 \{2us\}
force -freeze enable in
                            0 \ 0,
force -freeze reset_in
                            1 0,
                                        0 \{1us\}
force -freeze double speed in 1 0, 0 50000000us, 1 75000000us, 0 {100000000us}
force -freeze super speed in 1 0, 0 75000000 us
run 150000000 us
```

(a) Do Script code for the parsed clockblockused in the design.

#### B.4.1 Component Blocks of parsed\_clockUnit

```
vsim design-project.counter
add wave -position insertpoint sim:/counter/*
force -freeze sim:/counter/clk 0 0, 1 {25 ps} -r 50
force -freeze sim:/counter/reset 1 0 -cancel 50
force -freeze sim:/counter/enable 1 0 -cancel 100
run 100
force -freeze sim:/counter/enable 0 0 -cancel 50
force -freeze sim:/counter/enable 1 0
run 150
                (a) Do Script code for the
parsed clock block used in the design.
vsim design-project.parser
add wave -position insertpoint sim:/parser/*
force -freeze sim:/parser/count 0 0
run 50
force -freeze sim:/parser/count 10100010111111100011 0
run 50
force -freeze sim:/parser/count 10101110101000001011000 0
force -freeze sim:/parser/count 100000101111110001000010000 0
run 50
                (a) Do Script code for the parsed clock block used in the design.
vsim design-project.enable_flip_flop
add wave -position insertpoint sim:/enable flip flop/enable in
add wave -position insertpoint sim:/enable flip flop/reset
add wave -position insertpoint sim:/enable flip flop/enable out
force -freeze enable in
                                                -r \{100\}
                              0 \ 0,
                                      1 \quad 50
force -freeze reset
                              1 0,
                                      0 {10}
run 400
```

(a) Do Script code for the parsed clock block used in the design.

#### **B.5** $\mathbf{nes}_t o_m otor$

```
vsim design-project.delay
add wave -position insertpoint sim:/delay/clock_in
add wave -position insertpoint sim:/delay/enable
add wave -position insertpoint sim:/delay/reset
add wave -position insertpoint sim:/delay/double_speed
add wave -position insertpoint sim:/delay/super_speed
add wave -position insertpoint sim:/delay/select
add wave -position insertpoint sim:/delay/clock_option
add wave -position insertpoint sim:/delay/clock_out

force -freeze sim:/delay/clock_in 0 0, 1 {50 ps} -r 100
force -freeze sim:/delay/reset 1 0 -cancel 200
force -freeze sim:/delay/reset 1 0 -cancel 200
force -freeze sim:/delay/double_speed 1 0, 0 25000, 1 50000, 0 {100000}
force -freeze sim:/delay/super_speed 1 0, 0 50000
run 200000
```

(a) Do Script code for the parsed clock block used in the design.

```
vsim design-project.mux4
add wave -position insertpoint sim:/mux4/*

force -freeze {in[0]} 0000 {0}
force -freeze {in[1]} 0011 {0}
force -freeze {in[2]} 1100 {0}
force -freeze {in[3]} 1111 {0}

force -freeze sel 00 0, 01 50, 10 100, 11 {150}
run 200
```

(a) Do Script code for the parsed clock block used in the design.

```
vsim design-project.comparator add wave-position insertpoint sim:/comparator/*
force-freeze sim:/comparator/a 0 0
run 100
force-freeze sim:/comparator/a 0010101000110000000 0
run 100
force-freeze sim:/comparator/a 0010101000101111111 0
run 100
```

(a) Do Script code for the parsed  $_{c}lockblockused in the design$ .

```
vsim design-project.nes to motor
add wave -position insertpoint sim:/nes_to_motor/forward
add\ wave\ -position\ insertpoint\ sim:/nes\_to\_motor/backward
add wave -position insertpoint sim:/nes_to_motor/left
add wave -position insertpoint sim:/nes_to_motor/right
add wave -position insertpoint sim:/nes_to_motor/motor_1_on
add wave -position insertpoint sim:/nes_to_motor/motor_1_dir
add wave -position insertpoint sim:/nes_to_motor/motor_2_on
add wave -position insertpoint sim:/nes to motor/motor 2 dir
force -freeze
                forward
                            1 0, 0 30,
                                                1 {200}
force -freeze
                backward
                            0 0, 1 50, 0 80, 1 {200}
force -freeze
                left
                            0 0, 1 100, 0 130, 1 {200}
force -freeze
                            0 0, 1 150, 0 180, 1 {200}
                right
run 250
```

(a) Do Script code for thenes $_to_motorblockusedinthedesign$ .