

ECE 271

# Digital Logic Design Final Project

Nick Olson  
Michael ASD  
Sienna ASD

November 30, 2019  
Instructor Shuman  
Oregon State University

# Contents

<b>1</b>	<b>Project Description</b>	<b>2</b>
<b>2</b>	<b>High Level Description</b>	<b>4</b>
2.1	Functional Unit 1 Name . . . . .	5
2.2	Functional Unit 1 Name . . . . .	6
2.2.1	Individual Block 1 Name (with testbench) . . . . .	7
2.2.2	Individual Block 2 Name (without testbench) . . . . .	9
2.3	DisplayDecoder Functional Unit . . . . .	10
2.4	vcr_decoder Functional Unit . . . . .	11
2.4.1	ReadState Module . . . . .	12
<b>A</b>	<b>SystemVerilog Files</b>	<b>13</b>
<b>B</b>	<b>Simulation Files (Do Scripts)</b>	<b>14</b>

## List of Figures

1	This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly. . . . .	2
2	The hardware diagram shows which pins are used on the FPGA, module boards, and relevant supply voltages for the different pieces of hardware used in the system. . . . .	3
3	The top level design for the project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely on this diagram, specifically hierarchy, modularity, regularity, and discipline. . . . .	4
4	The simulation results of the top level design for the project. . . . .	4
5	The logic design of the (NAME) functional unit used in the final design. . . . .	5
6	The simulation results of the top level design for the project. . . . .	5
7	The logic design of the (NAME) functional unit used in the final design. . . . .	6
8	The simulation results of the top level design for the project. . . . .	6
9	The block symbol of the (NAME) individual block used in the (NAME) functional unit, the block diagram of the logic of the testbench used to further simulate the block, and the block symbol of the test chip used in the testbench of the block. . . . .	7
10	The simulation results of the block alone, the testbench used to further simulate the block, and the simulation results for the testbebch of the (NAME) individual block used in the (NAME) functional unit. . . . .	8
11	The block symbol of the (NAME) individual block used in the (NAME) functional unit. . . . .	9
12	The simulation results of the (NAME) individual block used in the (NAME) functional unit. . . . .	9
13	The logic design of the DisplayDecoder functional unit used in the final design. . . . .	10
14	The simulation results for the DisplayDecoder Module. . . . .	10
15	The logic design of the vcr_decoder functional unit used in the final design. . . . .	11
16	The simulation results of the vcr_decoder Functional Unit. . . . .	11
17	The block symbol of the (NAME) individual block used in the (NAME) functional unit. . . . .	12
18	The simulation results of the (NAME) individual block used in the (NAME) functional unit. . . . .	12

# 1 Project Description

Intro to Project paragraph. The inputs and outputs of the overall design immediately follow. An overall description diagram is then shown in **Figure 1** and a hardware diagram is shown in **Figure 2**.

- **Inputs:** inputs
- **Outputs:** outputs




Figure 1: This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly.




Figure 2: The hardware diagram shows which pins are used on the FPGA, module boards, and relevant supply voltages for the different pieces of hardware used in the system.

## 2 High Level Description

Top level introduction. The input and output specifications follow, a toplevel diagram follows in **Figure 3**, and the simulation results follow in **Figure 4**.

- **Inputs:** inputs
- **Outputs:** outputs




Figure 3: The top level design for the project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely on this diagram, specifically hierarchy, modularity, regularity, and discipline.




Figure 4: The simulation results of the top level design for the project.

The following subsections will discuss the inputs, outputs, designs, and simulation results of all elements of the design at two levels of scrutiny: functional units and individual blocks of digital logic.

## 2.1 Functional Unit 1 Name

Introduction to functional unit. The input and output specifications follow, a block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

- **Inputs:** inputs
- **Outputs:** outputs




Figure 5: The logic design of the (NAME) functional unit used in the final design.




Figure 6: The simulation results of the top level design for the project.

## 2.2 Functional Unit 1 Name

Introduction to functional unit. The input and output specifications follow, a block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

- **Inputs:** inputs
- **Outputs:** outputs




Figure 7: The logic design of the (NAME) functional unit used in the final design.





Figure 8: The simulation results of the top level design for the project.


### 2.2.1 Individual Block 1 Name (with testbench)

Introduction to individual block. The input and output specifications follow, as well as the block diagram (Figure C), and simulation results Figure D for the individual block.

- **Inputs:** inputs
- **Outputs:** outputs




(a) The block symbol of the (NAME) individual block used in the (NAME) functional unit. (b) The block symbol of the test block used in the testbench made to further simulate the (NAME) individual block.




(c) The testbench used to further simulate the (NAME) individual block.

Figure 9: The block symbol of the (NAME) individual block used in the (NAME) functional unit, the block diagram of the logic of the testbench used to further simulate the block, and the block symbol of the test chip used in the testbench of the block.






(a) The simulation results for the (NAME) individual block alone.



(b) The simulation results of the test block used in the testbench.



(c) The simulation results of the testbench used.

Figure 10: The simulation results of the block alone, the testbench used to further simulate the block, and the simulation results for the testbench of the (NAME) individual block used in the (NAME) functional unit.

2.2.2 Individual Block 2 Name (without testbench)

Introduction to individual block. The input and output specifications follow, as well as the block diagram (Figure C), and simulation results Figure D for the individual block.

- **Inputs:** inputs
- **Outputs:** outputs




Figure 11: The block symbol of the (NAME) individual block used in the (NAME) functional unit.




Figure 12: The simulation results of the (NAME) individual block used in the (NAME) functional unit.

## 2.3 DisplayDecoder Functional Unit

The DisplayDecoder Module converts a 4-bit input value into a display value on the seven segment display of the FPGA. The DisplayDecoder is able to output a hexadecimal display value between 0 and F. A block diagram of the unit follows in **Figure A** and the simulation results for the unit follows in **Figure B**.

- **Inputs:** The DisplayDecoder module takes a 4-bit binary value input, data, as its only input.
- **Outputs:** The DisplayDecoder module outputs a 7-bit binary value that is used to activate specific segments in the FPGA seven segment display.




Figure 13: The logic design of the DisplayDecoder functional unit used in the final design.




Figure 14: The simulation results for the DisplayDecoder Module.

## 2.4 vcr\_decoder Functional Unit

The vcr\_decoder module converts an IR signal sent from a VCR remote into a decimal value between 0 and 9. A block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

- **Inputs:** The vcr\_decoder module two inputs, clk and IR. clk is a 10 KHz clock signal that is used to drive the module. IR is the Infrared signal coming from the VCR remote that will be translated by the module.
- **Outputs:** The vcr\_decoder module has a single output, displayValue, which is the 0-9 representing the IR signal that was received by the module as input.




Figure 15: The logic design of the vcr\_decoder functional unit used in the final design.




Figure 16: The simulation results of the vcr\_decoder Functional Unit.

### 2.4.1 ReadState Module

Introduction to individual block. The input and output specifications follow, as well as the block diagram (Figure C), and simulation results Figure D for the individual block.

- **Inputs:** inputs
- **Outputs:** outputs




Figure 17: The block symbol of the (NAME) individual block used in the (NAME) functional unit.




Figure 18: The simulation results of the (NAME) individual block used in the (NAME) functional unit.

## A SystemVerilog Files

This appendix will list the SystemVerilog code used for each block used in the design project.

Generate me!

## B Simulation Files (Do Scripts)

This appendix will list the Do Scripts used to simulate each block used in the design project.  
Generate me!