ECE 271, Example Design Project, Group 0

Matthew Shuman

May 9th, 2018

Contents

	Hio	h Leve	el Description												
	2.1		ional Unit												
	2.1	2.1.1	Individual Block												
		2.1.1	Next Individual Block												
		2.1.2	Next Individual Block												
		2.1.3													
	0.0		Next Individual Blo												
	2.2		Functional Unit												
		2.2.1	Individual Block												
		2.2.2	Next Individual Bloo												
		2.2.3	Next Individual Bloo												
	2.3	Next 1	Functional Unit												
		2.3.1	Individual Block .												
		2.3.2	Next Individual Blo	k.		 					 		 		
		2.3.3	Next Individual Blo	k.		 					 		 		
		2.3.4	Next Individual Blo	k .		 					 		 		
		2.3.5	Next Individual Blo	k .		 					 		 		
1	•		rilog Files												
	A.1	Four 1	Digit Display			 					 		 		

This document is a template for the general formatting of the design report. The LaTex source is provided, and will help your team create a high quality professional report. Your team may opt to use another word processor, but it will require substantial effort to produce a high quality report.

1 Project Description

Inputs: This design reads a VCR remote, a PS/2 Keyboard, and/or a 272 Button board. If more than one input source is used for this project, use some of the 4 DIP switches to select which source is enabled at a given time.

Outputs: There is one set of outputs, for the SNES console.

Note that the diagram in figure 1 a good starting point for the top level diagram for the 2018 project.

A good top level diagram would have:

- 1. Clock oscillator (default 2.08 MHz)
- 2. A clock divider to make slower speeds
- 3. Include the input clock for necessary blocks, such as the VCR remote receiver

The hardware diagram in figure 2 is useful for showing the pin connections between the FPGA and hardware modules. Good hardware diagrams have the following items:

- 1. Power and ground connections for each hardware module
- 2. Pin numbers being used on the FPGA
- 3. Descriptions of how the wires are connected, such as wire colors




Figure 1: This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly.




Figure 2: The hardware diagram shows which pins are used on the FPGA, module boards, and relevant supply voltages for the different pieces of hardware used in the system.

2 High Level Description

Inputs: This reads a NES controller and the analog voltage of a potentiometer. Outputs: This displays a 4 digit value on a seven segment display.




Figure 3: The top level design for the 2016 project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely on this diagram, specifically hierarchy, modularity, regularity, and discipline.

Put your simulation results for the TopLevel results here

2.1 Functional Unit

Inputs: This reads a 14 bit value, uses a 1 KHz clock signal, and has an active low reset.

Outputs: display[6:0] will control which number is displayed on the seven segment display. A 0 means that segment LED is on and a 1 means that segment LED is off. digitSelect[2:0] controls which digit is illuminated. The table below shows how the digitSelect operates.

000	1's digit
001	10's digit
011	100's digit
100	1000's digit




Figure 4: This is an expanded view of the block shown in the high level digram.

Put the simulation results for the functional unit here.

2.1.1 Individual Block

The individual block shown in figure 5 was lab 3 of the ECE 272 Lab.

Inputs: value[3:0] ranges between 0 and 15

Outputs: display[6:0] determines which LEDs should be on to display a number on the seven segment display. A zero turns on the LED, a 1 turns off the LED.




Figure 5: This block was done in lab 3, by making K-Maps and drawing the logic gates needed to make this block of combinational logic. In chapter 4 this was done in System Verilog.

Put the simulation results for the individual blocks here.

- 2.1.2 Next Individual Block
- 2.1.3 Next Individual Block
- 2.1.4 Next Individual Block
- 2.2 Next Functional Unit
- 2.2.1 Individual Block
- 2.2.2 Next Individual Block
- 2.2.3 Next Individual Block
- 2.3 Next Functional Unit
- 2.3.1 Individual Block
- 2.3.2 Next Individual Block
- 2.3.3 Next Individual Block
- 2.3.4 Next Individual Block
- 2.3.5 Next Individual Block

A SystemVerilog Files

```
module TopLevel(
input logic dataYellow,
output logic latchOrange, clockRed,
input logic reset n,
output logic [6:0] display,
output logic [2:0] digitSelect
);
 22
 23
 24
 28
29
       logic up, down, left, right, a, b;
logic ud, countClock;
logic [1:0] clockSelect;
logic clock 16Hz, clock_32Hz, clock_128Hz, clock_1KHz, clock_2KHz, clock_16KHz;
logic [13:0] count;
 30
      37
 39
       //This module is instantiated from another file, 'NesReader.sv'
NesReader reader1(
    .dataYellow(dataYellow),
    .reset_n(reset_n),
    .latchŌrange(latchOrange),
    .clockRed(clockRed),
 43
 44
 45
 46
 47
48
          .up(up),
.down(down),
.left(left),
.right(right),
 51
 52
 53
 54
55
            clock (clock_32KHz)
 56
57
58
59
      // the clock driving the counter // active low reset
 60
 61
 62
63
64
65
66
 67
 68
 69
70
71
72
73
74
75
76
 82
 83
 84
       90
 91
 92
 93
94
95
96
97
       98
 99
100
101
102
103
       //This module is instantiated from another file, 'ArrowLogic.sv' ArrowLogic Combol(
104
105
106
107
            countClock (countClock),
           countClockEnabled(countClockEnabled)
111
112
                                 instantiated from another file, 'Counter14.sv'
       //This module is in Counter14 Counter1
\frac{113}{114}
          ounter14 Counter1(
.reset_n(reset_n),
.upDown(ud),
.clock(countClockEnabled),
.count(count)
\frac{115}{116}
120
                                instantiated from another file, 'FourDigitSevenSeg.sv'
121
       // Inis module is instantiate
FourDigitSevenSeg(
    .reset_n(reset_n),
    .displayValue(count),
    .clock_IKHz(clock_IKHz),
    .display(display),
    .digitSelect(digitSelect)
122
123
124
128
129
      endmodule
```

A.1 Four Digit Display

```
1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
        Create Date: 05/04/20
Design Name: demo2016
Module Name: FourDigi
Project Name:
Target Devices: MachX02
Tool versions: Lattice
                             05/04/2016
                             demo2016
FourDigitSevenSeg
10
                             Lattice Diamond 3.7
         Description:
        Dependencies:
        Revision:
Revision 0.01 - File Created
additional Comments:
16
     // The value that gets split and displayed on the display,
23
24
25
26
27
28
29
30
    logic [3:0] thousands;
logic [3:0] hundreds;
logic [3:0] tens;
logic [3:0] ones;
logic [3:0] value;
logic [1:0] digitCount;
31
32
    TwoBitCounter i1 (
. clock 1KHz
                                    (clock_1KHz)
               . reset n . digit Count
                                    (reset n),
(digit Count)
    );
38
    DigitTranslator i2 (
. digitCount
. digitSelect
                                    (digitCount),
(digitSelect)
    DigitSeparator i3 (
. displayValue
. thousands
. hundreds
                                     (displayValue),
46
                                     (thousands)
(hundreds),
48
49
    );
    FourToOneMux i4(
53
              . thousands
. hundreds
                                     (thousands).
54
                                     (thousands),
(hundreds),
(tens),
(ones),
(digitCount),
(value)
               tens
ones
digitCount
value
   );
    SevenSeg i5 (
62
63
                 value
                                    (value),
(display)
               . display
64
    );
     // Create Date:
                             05/09/2016
         Design Name:
Module Name:
Project Name
                             demo2016
DigitSeparator
     // Fruject Name:
// Target Devices: MachX02
// Tool versions: Lattice Diamond 3.7
// Description: A block of combinational logic that will separate a value (0-9999) into digits to be displayed.
11
12
13
14
     //
// Dependencies:
        Revision:
Revision 0.01 - File Created
additional Comments:
15
16
    22
23
24
        assign thousands = (displayValue / 1000) % 10; //MSB Display assign hundreds = (displayValue / 100) % 10; assign tens = (displayValue / 10) % 10; assign ones = displayValue % 10;
30
31
    endmodule
    3
4
                             05/09/2016
```

B Simulation Files (Do scripts)

```
1 vsim work.DigitSeparator
2
3 add wave displayValue
4 add wave thousands
5 add wave hundreds
6 add wave tens
7 add wave ones
8
9 force displayValue 10#1234 0
10 force displayValue 10#5678 10
11
11 run 100 ps
```