ECE 271

Digital Logic Design Final Project

Nick Olson Michael ASD Sienna ASD

November 30, 2019 Instructor Shuman Oregon State University

Contents

1	Pro	ject Description	:
2	Hig 2.1 2.2 2.3 2.4	h Level Description Functional Unit 1 Name Functional Unit 1 Name 2.2.1 Individual Block 1 Name (with testbench) 2.2.2 Individual Block 2 Name (without testbench) DisplayDecoder Functional Unit vcr_decoder Functional Unit 2.4.1 ReadState Individual Block 2.4.2 SignalDecoder Individual Block	8 10 11 12 15 15
A	Cara	2.4.3 ShiftRegister Individual Block	18
	_	temVerilog Files	19
В	Sim	nulation Files (Do Scripts)	20
\mathbf{L}^{i}	ist	of Figures	
	1	This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these	
	2	block diagrams quickly	•
	3	and relevant supply voltages for the different pieces of hardware used in the system. The top level design for the project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely	2
	4 5 6 7	on this diagram, specifically hierarchy, modularity, regularity, and discipline The simulation results of the top level design for the project	; ; (
	8 9 10	The simulation results of the top level design for the project	
	10	block, and the simulation results for the testbebch of the (NAME) individual block used in the (NAME) functional unit.	,
	11	The block symbol of the (NAME) individual block used in the (NAME) functional unit.	1
	12	The simulation results of the (NAME) individual block used in the (NAME) functional unit.	10
	13	The logic design of the DisplayDecoder functional unit used in the final design	1
	14	The simulation results for the DisplayDecoder Individual Unit.	1
	15	The logic design of the vcr_decoder functional unit used in the final design	1
	16	The State Diagram for the vcr_decoder functional unit used in the final design	1
	17	Simulation results of the vcr_decoder Functional Unit showing the state transition from the IDLE state to the C1 control state following the first time the IR signal goes to a logic LOW	1
	18	Simulation results of the vcr_decoder Functional Unit showing the state transition from the C1 control state to the C2 control state	1
	19	Simulation results of the vcr_decoder Functional Unit showing the transition from the C2 control state to the READ state, indicidating that it is currently reading a 32-bit IR signal corresponding the button on the VCR remote that was pressed.	1:

20	Simulation results of the vcr decoder Functional Unit showing the transition from	
	the READ state to the PUSH state indicating that the full 32-bit input value has	
	been processed and an output value is produced	14
21	The block symbol of the ReadState individual block used in the vcr decoder func-	
	tional unit.	15
22	Simulation results of the ReadState individual block used in the vcr decoder func-	
	tional unit. The simulation shows the transition from the IDLE state to the Reading	
	State within the ReadState Module. This transition is in response to the initial	
	HIGH IR signal that represents the 32-bit value encoding the button that was pressed.	15
23	Simulation results of the ReadState individual block used in the vcr decoder func-	
	tional unit. The simulation shows Processing State of the ReadState Module. When	
	the state machine is in the Reading state, that means it is actively reading a HIGH	
	signal for IR. As seen in this waveform, when IR goes LOW again, the state machine	
	switches to the Processing state in which it checks the length of the signal to see	
	if it is a logic 1 or a logic 0. The 1 or 0 is then shifted into the shift register on	
	the rising edge of the shiftValue signal, as seen in the waveform. The state machine	
	then switches into the Waiting state, while it waits for IR to go HIGH again	16
24	Simulation results of the ReadState individual block used in the vcr decoder func-	
	tional unit. The simulation shows the transition from the reading, Processing, Wait-	
	ing cycle to the Done state in which it outputs the 32-bit hexadecimal value identified	
	by the IR signal input. In each Waiting state, the state machine will check if 32-bits	
	have been read into the shift register. If so, the state machine will switch to the	
	Done state and output the value for the IR signal that it received as input. In	
	addition, it will drive an output signal outputReady HIGH. This signal is used by	
	the vcr_decoder module, to know when to output a result	16
25	The block symbol of the (NAME) individual block used in the (NAME) functional	
	unit	17
26	The simulation results of the SignalDecoder individual block used in the vcr_decoder	
	functional unit	17
27	The block symbol of the ShiftRegister individual block used in the vcr_decoder	
	functional unit.	18
28	The simulation results of the ShiftRegister individual block used in the vcr_decoder	
	functional unit	18

1 Project Description

Intro to Project paragraph. The inputs and outputs of the overall design immediately follow. An overall description diagram is then shown in **Figure 1** and a hardware diagram is shown in **Figure 2**.

• Inputs: inputs




Figure 1: This image is legible, and conveys the point of the design. Your image can be hand drawn, but it must have straight lines, use your OSU ID. I don't recommend drafting this on the computer, because there aren't any decent tools to draw these block diagrams quickly.




Figure 2: The hardware diagram shows which pins are used on the FPGA, module boards, and relevant supply voltages for the different pieces of hardware used in the system.

2 High Level Description

Top level introduction. The input and output specifications follow, a toplevel diagram follows in **Figure 3**, and the simulation results follow in **Figure 4**.

• Inputs: inputs

• Outputs: outputs




Figure 3: The top level design for the project. This would be improved by combining the priority encoder and Mux4 into a single clock select block. Combining the ArrowLogic and Counter14 would also make this diagram better. Use chapter 1 concepts wisely on this diagram, specifically hierarchy, modularity, regularity, and discipline.




Figure 4: The simulation results of the top level design for the project.

The following subsections will discuss the inputs, outputs, designs, and simulation results of all elements of the design at two levels of scrutiny: functional units and individual blocks of digital logic.

2.1 Functional Unit 1 Name

Introduction to functional unit. The input and output specifications follow, a block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

• Inputs: inputs




Figure 5: The logic design of the (NAME) functional unit used in the final design.




Figure 6: The simulation results of the top level design for the project.

2.2 Functional Unit 1 Name

Introduction to functional unit. The input and output specifications follow, a block diagram of the unit follows in **Figure A**, the simulation results for the unit follows in **Figure B**, and the details for each individual block comprising the unit follow after.

• Inputs: inputs




Figure 7: The logic design of the (NAME) functional unit used in the final design.





Figure 8: The simulation results of the top level design for the project.

2.2.1 Individual Block 1 Name (with testbench)


Introduction to individual block. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

• Inputs: inputs

• Outputs: outputs




(a) The block symbol of the (NAME) in- (b) The block symbol of the test block used dividual block used in the (NAME) func- in the testbench made to further simulate tional unit. the (NAME) individual block.




(c) The testbench used to further simulate the (NAME) individual block.


Figure 9: The block symbol of the (NAME) individual block used in the (NAME) functional unit, the block diagram of the logic of the testbench used to further simulate the block, and the block symbol of the test chip used in the testbench of the block.



(a) The simulation results for the (NAME) individual block alone.



(b) The simulation results of the test block used in the testbench.



(c) The simulation results of the testbench used.

Figure 10: The simulation results of the block alone, the testbench used to further simulate the block, and the simulation results for the testbench of the (NAME) individual block used in the (NAME) functional unit.

2.2.2 Individual Block 2 Name (without testbench)

Introduction to individual block. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

• Inputs: inputs




Figure 11: The block symbol of the (NAME) individual block used in the (NAME) functional unit.




Figure 12: The simulation results of the (NAME) individual block used in the (NAME) functional unit.

2.3 DisplayDecoder Functional Unit

The DisplayDecoder Module converts a 4-bit input value into a display value on the seven segment display of the FPGA. The DisplayDecoder is able to output a hexadecimal display value between 0 and F. A block diagram of the unit follows in **Figure A** and the simulation results for the unit follows in **Figure B**.

- Inputs: The DisplayDecoder module takes a 4-bit binary value input, data, as its only input.
- Outputs: The DisplayDecoder module outputs a 7-bit binary value that is used to activate specific segments in the FPGA seven segment display.




Figure 13: The logic design of the DisplayDecoder functional unit used in the final design.




Figure 14: The simulation results for the DisplayDecoder Individual Unit.

2.4 vcr decoder Functional Unit

The vcr_decoder module converts an IR signal sent from a VCR remote into a decimal value between 0 and 9. A block diagram of the unit follows in **Figure A**. A state diagram describing the unit as well as the simulation results for the unit follow in **Figure B**, and the details for each individual block comprising the unit follow after.

- Inputs: The vcr_decoder module two inputs, clk and IR. clk is a 10 KHz clock signal that is used to drive the module. IR is the Infrared signal coming from the VCR remote that will be translated by the module.
- Outputs: The vcr_decoder module has a single output, displayValue, which is the 0-9 representing the IR signal that was received by the module as input.




Figure 15: The logic design of the vcr_decoder functional unit used in the final design.




Figure 16: The State Diagram for the vcr_decoder functional unit used in the final design.




Figure 17: Simulation results of the vcr_decoder Functional Unit showing the state transition from the IDLE state to the C1 control state following the first time the IR signal goes to a logic LOW.




Figure 18: Simulation results of the vcr_decoder Functional Unit showing the state transition from the C1 control state to the C2 control state.




Figure 19: Simulation results of the vcr_decoder Functional Unit showing the transition from the C2 control state to the READ state, indicicating that it is currently reading a 32-bit IR signal corresponding the button on the VCR remote that was pressed.




Figure 20: Simulation results of the vcr_decoder Functional Unit showing the transition from the READ state to the PUSH state indicating that the full 32-bit input value has been processed and an output value is produced.

2.4.1 ReadState Individual Block

The ReadState Individual Block is used to implement the READ state within the vcr_decoder Module. The block diagram (**Figure C**), State Diagram, and simulation results **Figure D** are provided below.

• Inputs: inputs




Figure 21: The block symbol of the ReadState individual block used in the vcr_decoder functional unit.




Figure 22: Simulation results of the ReadState individual block used in the vcr_decoder functional unit. The simulation shows the transition from the IDLE state to the Reading State within the ReadState Module. This transition is in response to the initial HIGH IR signal that represents the 32-bit value encoding the button that was pressed.




Figure 23: Simulation results of the ReadState individual block used in the vcr_decoder functional unit. The simulation shows Processing State of the ReadState Module. When the state machine is in the Reading state, that means it is actively reading a HIGH signal for IR. As seen in this waveform, when IR goes LOW again, the state machine switches to the Processing state in which it checks the length of the signal to see if it is a logic 1 or a logic 0. The 1 or 0 is then shifted into the shift register on the rising edge of the shiftValue signal, as seen in the waveform. The state machine then switches into the Waiting state, while it waits for IR to go HIGH again.




Figure 24: Simulation results of the ReadState individual block used in the vcr_decoder functional unit. The simulation shows the transition from the reading, Processing, Waiting cycle to the Done state in which it outputs the 32-bit hexadecimal value identified by the IR signal input. In each Waiting state, the state machine will check if 32-bits have been read into the shift register. If so, the state machine will switch to the Done state and output the value for the IR signal that it received as input. In addition, it will drive an output signal outputReady HIGH. This signal is used by the vcr decoder module, to know when to output a result.

2.4.2 SignalDecoder Individual Block

The SignalDecoder Individual Block is used to convert the 32-bit value generated by the ReadState Individual Block into a 4-bit value by 0 and 15 that indicated which button on the VCR remote was pressed. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

- Inputs: The SignalDecoder Individual Block takes a single 32-bit input that corresponds to the complete IR signal that was read in by the ReadState Individual Block
- Outputs: The SignalDecoder Individual Block outputs a 4-bit value betwee 0 and 15.




Figure 25: The block symbol of the (NAME) individual block used in the (NAME) functional unit.



Figure 26: The simulation results of the SignalDecoder individual block used in the vcr_decoder functional unit.

2.4.3 ShiftRegister Individual Block

The ShiftRegister Individual Block is used to store the 32-bit IR signal value bit by bit as as it is read in by the ReadState Module. The input and output specifications follow, as well as the block diagram (**Figure C**), and simulation results **Figure D** for the individual block.

• Inputs: Inputs




Figure 27: The block symbol of the ShiftRegister individual block used in the vcr_decoder functional unit.




Figure 28: The simulation results of the ShiftRegister individual block used in the vcr_decoder functional unit.

A SystemVerilog Files

This appendix will list the System Verilog code used for each block used in the design project. Generate me!

B Simulation Files (Do Scripts)

This appendix will list the Do Scripts used to simulate each block used in the design project. Generate me!